





	c	<p><b>List any two applications of crystal oscillator.</b> <b>Ans:</b> <b>Applications of crystal oscillator:</b></p> <ol style="list-style-type: none"> <li>1. They are widely used in computers.</li> <li>2. It is used in digital systems.</li> <li>3. It is used in instrumentation.</li> <li>4. It is used in phase-locked loop systems.</li> <li>5. They are widely used in computers.</li> <li>6. They are used in modems, marine, telecommunications, in sensors and also in disk drives. Crystal Oscillator is also used in engine controlling, clock and to trip computer, stereo, and in GPS systems.</li> </ol>	02 M									
	d	<p><b>Determine the output voltage of regulated power supply using following ICs-</b> <b>(i) IC 7915</b> <b>(ii) IC 7824</b> <b>Ans:</b></p> <ol style="list-style-type: none"> <li>1. <b>IC7915:</b> It is a fixed positive linear voltage regulator IC. IC 7915 gives the output of +15V.</li> <li>2. <b>IC7824:</b> It is a fixed negative linear voltage regulator IC. IC 7824 gives the output of -24V.</li> </ol>	01 M 01 M									
	e	<p><b>Define load and line regulation.</b> <b>Ans:</b> <b>Definition of load and line regulation:</b></p> <ol style="list-style-type: none"> <li>1. <b>Load regulation:</b> the load regulation is defined as the change in output voltage that will occur per unit change in load current. Load regulation = <math>V_{NL} - V_{FL} / \Delta I_L</math></li> <li>2. <b>Line regulation:</b> The line regulation is the changes in output voltage that will be occur per unit change in the input voltage. Line regulation = <math>\Delta V_L / \Delta V_S</math></li> </ol>	01 M 01 M									
	f	<p><b>Compare linear and non-linear wave shaping circuits on the basis of :</b> <b>(i) Components used</b> <b>(ii) Applications</b> <b>Ans:</b></p> <table border="1" data-bbox="277 1360 1369 1738"> <thead> <tr> <th>Parameter</th> <th>Linear wave shaping circuits</th> <th>Nonlinear wave shaping circuits</th> </tr> </thead> <tbody> <tr> <td><b>Components used</b></td> <td>Which make use of only linear circuit elements such as L,R,C.</td> <td>Which make use of nonlinear circuit elements such as diodes and transistors.</td> </tr> <tr> <td><b>Applications</b></td> <td>Differentiation, Integration.</td> <td>Clipping, clamping, amplitude limiting.</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Table: Comparison of linear and nonlinear wave shaping circuits</b></p>	Parameter	Linear wave shaping circuits	Nonlinear wave shaping circuits	<b>Components used</b>	Which make use of only linear circuit elements such as L,R,C.	Which make use of nonlinear circuit elements such as diodes and transistors.	<b>Applications</b>	Differentiation, Integration.	Clipping, clamping, amplitude limiting.	02 M
Parameter	Linear wave shaping circuits	Nonlinear wave shaping circuits										
<b>Components used</b>	Which make use of only linear circuit elements such as L,R,C.	Which make use of nonlinear circuit elements such as diodes and transistors.										
<b>Applications</b>	Differentiation, Integration.	Clipping, clamping, amplitude limiting.										


<b>g</b>	<p><b>State Barkhausen criteria for sustained oscillations.</b>  <b>Ans:</b>  <b>Barkhausen criteria for sustained oscillations:</b>          The Barkhausen criteria should be satisfied by an amplifier with positive feedback to ensure the sustained oscillations.          The Barkhausen criterion states that:</p> <ol style="list-style-type: none"> <li>1. The loop gain is equal to unity, that is <math>\beta A_v = 1</math> and</li> <li>2. The phase shift around the loop is zero or an integer multiple of <math>2\pi</math>: <math>\angle \beta A_v = 2\pi</math> or <math>0</math> the product <math>\beta A_v</math> is called as the "loop gain".</li> </ol>	<p><b>01 M</b> <b>01 M</b></p>
----------	---	------------------------------------

<b>2.</b>	<b>Attempt any THREE of the following:</b>	<b>12 M</b>
-----------	--	-------------

<b>a</b>	<p><b>Compare RC integrator and differentiator on the basis of:</b></p> <ol style="list-style-type: none"> <li>(i) Circuit diagram</li> <li>(ii) O/P voltage equation</li> <li>(iii) Time constant condition</li> <li>(iv) Output voltage waveform for square wave input.</li> </ol> <p><b>Ans:</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Parameter</th> <th style="width: 35%;">RC Integrator</th> <th style="width: 35%;">RC Differentiator</th> </tr> </thead> <tbody> <tr> <td><b>Circuit diagram</b></td> <td style="text-align: center;"> </td> <td style="text-align: center;"> </td> </tr> <tr> <td><b>Output voltage equation</b></td> <td style="text-align: center;"><math>V_{out} = \frac{1}{RC} \int_0^t V_{in} dt</math></td> <td style="text-align: center;"><math>V_{OUT} = RC \frac{dV_{IN}}{dt}</math></td> </tr> <tr> <td><b>Time constant condition</b></td> <td style="text-align: center;"><math>T=RC</math> and <math>t &gt; 10T</math></td> <td style="text-align: center;"><math>T=RC</math> and <math>t &lt; 0.1T</math></td> </tr> <tr> <td><b>Output voltage waveform for square wave input</b></td> <td style="text-align: center;">Triangular wave</td> <td style="text-align: center;">Narrow pulses</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Table: Comparison RC integrator and differentiator</b></p>	Parameter	RC Integrator	RC Differentiator	<b>Circuit diagram</b>			<b>Output voltage equation</b>	$V_{out} = \frac{1}{RC} \int_0^t V_{in} dt$	$V_{OUT} = RC \frac{dV_{IN}}{dt}$	<b>Time constant condition</b>	$T=RC$ and $t > 10T$	$T=RC$ and $t < 0.1T$	<b>Output voltage waveform for square wave input</b>	Triangular wave	Narrow pulses	<b>04 M</b>
Parameter	RC Integrator	RC Differentiator															
<b>Circuit diagram</b>																	
<b>Output voltage equation</b>	$V_{out} = \frac{1}{RC} \int_0^t V_{in} dt$	$V_{OUT} = RC \frac{dV_{IN}}{dt}$															
<b>Time constant condition</b>	$T=RC$ and $t > 10T$	$T=RC$ and $t < 0.1T$															
<b>Output voltage waveform for square wave input</b>	Triangular wave	Narrow pulses															

<b>b</b>	<p><b>Draw and describe working of negative clamper with neat circuit diagram and input /output waveforms.</b>  <b>Ans:</b></p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Circuit</p> </div> <div style="text-align: center;"> <p>Waveforms</p> </div> </div>	<b>02 M</b>
----------	---	-------------

**Fig: Negative Clamper**

		<p>For negative clamper it is required to clamp the input signal waveform negatively at 0V. Here the diode is forward biased during positive half cycle of the input signal. And as the diode conducts-capacitor gets charged (up to peak value of input supply). During the negative half cycle, the diode is reverse biased and does not conduct and the output voltage become equal to the sum of the input voltage and the voltage stored across the capacitor.</p>	<b>02 M</b>
	<b>c</b>	<p><b>Derive the relation between <math>\alpha</math> and <math>\beta</math> of transistor.</b>  <b>Ans.</b>  <b>The relation between <math>\alpha</math> and <math>\beta</math> of transistor:</b>  Common base current gain, <math>\alpha = (I_c / I_e)</math>  Common emitter current gain, <math>\beta = (I_c / I_b)</math>  From transistor current relations, <math>I_e = I_c + I_b</math>  <math>\alpha = I_c / I_e</math>  <math>\alpha = I_c / (I_c + I_b)</math>  Dividing numerator and denominator by <math>I_b</math>  <math>\alpha = (I_c / I_b) / ((I_c / I_b) + (I_b / I_b))</math>  ie, <math>\alpha = \beta / \beta + 1</math>  <math>\beta = I_c / I_b</math>  <math>\alpha = I_c / (I_e - I_c)</math>  Dividing numerator and denominator by <math>I_e</math>  <math>\beta = (I_c / I_e) / ((I_e / I_e) - (I_c / I_e))</math>  ie, <math>\beta = \alpha / 1 - \alpha</math></p>	<b>02 M</b>  <b>02 M</b>
	<b>d</b>	<p><b>Draw VI characteristics of UJT and show its operating regions on it.</b>  <b>Ans:</b></p>  <p style="text-align: center;"><i>Static Emitter-Characteristic For a UJT</i></p> <p style="text-align: center;"><b>Fig: VI characteristics of UJT</b></p>	<b>04 M</b>
<b>3.</b>		<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
	<b>a</b>	<p><b>Compare class A, class B, power amplifiers on the basis of :</b></p> <ul style="list-style-type: none"> <li>(i) Current flow in terms of cycle</li> <li>(ii) Efficiency</li> <li>(iii) Distortion</li> <li>(iv) Place of Q point</li> </ul> <p><b>Ans:</b></p>	

Parameters	Class A power amplifier	Class B power amplifier
Current flow in terms of cycle	Current conduction for 360°	Current conduction for 180°
Efficiency	50%	78.5%
Distortion	Lowest distortion	High distortion (crossover distortion)
Place of Q point	Q point is on center of a. c. load line	Q point is on cut off point

**Table: Compare class A, class B, power amplifiers**

04 M


**b** List types of feedback connections used in amplifiers and derive gain expression for voltage series feedback with neat block diagram

**Ans:**

List types of feedback connections used in amplifiers:

1. voltage series feedback
2. voltage shunt feedback
3. current series feedback
4. current shunt feedback

01 M



02 M

**Fig: Block diagram voltage series feedback**

Gain expression for voltage series feedback is given by:

$$A_{CL} = \frac{A_v}{1 + A_v B}$$

01 M

Where B is feedback fraction

$A_v$  is voltage gain of amplifier without feedback

$A_{CL}$  is voltage gain of amplifier with feedback.

**c** Draw and describe working of voltage divider bias used as biasing circuit in BJT.

**Ans:**

Voltage Divider Bias Circuit, also known as emitter current bias, is the most stable of the three basic transistor bias circuits. A voltage divider bias circuit is shown in Fig. It is seen that, there is an emitter resistor ( $R_E$ ) connected in series with the transistor. The total dc load in series with the transistor is ( $R_C + R_E$ ), and this total resistance must be used when drawing the dc load line for the circuit. Resistors  $R_1$  and

$R_2$  constitute a voltage divider that divides the supply voltage to produce the base bias voltage ( $V_B$ ).

Voltage Divider Bias Circuit are normally designed to have the voltage divider current ( $I_2$ ) very much larger than the transistor base current ( $I_B$ ). In this circumstance,  $V_B$  is largely unaffected by  $I_B$ , so  $V_B$  can be assumed to remain constant.

$$V_B = \frac{V_{CC} \times R_2}{R_1 + R_2}$$

Referring to Fig.

With  $V_B$  constant, the voltage across the emitter resistor is also a constant

$$V_E = V_B - V_{BE}$$

quantity,

This means that the emitter current is constant,

$$I_E = \frac{V_B - V_{BE}}{R_E}$$

The collector current is approximately equal to the emitter current, so  $I_C$  is held at a constant level.

the transistor collector voltage is,

$$V_C = V_{CC} - (I_C R_C)$$

The collector-emitter voltage is,

$$V_{CE} = V_C - V_E$$

$V_{CE}$  can also be determined as,

$$V_{CE} \approx V_{CC} - I_C (R_C + R_E)$$

Clearly, with  $I_C$  and  $I_B$  constant, the transistor collector-emitter voltage remains at a constant level.




Fig: Voltage Divider Bias Circuit

02 M

02 M

d Draw single stage BJT CE amplifier and describe function of each component used in it.

Ans:

Common emitter amplifier circuit elements and their functions:

1. Biasing Circuit/ Voltage Divider

The resistances  $R_1$ ,  $R_2$  and  $R_E$  used to form the voltage biasing and stabilisation

circuit. The biasing circuit needs to establish a proper operating Q-point otherwise; a part of the negative half cycle of the signal may be cut-off in the output.

**2. Input Capacitor (C1)**


The capacitor C1 is used to couple the signal to the base terminal of the BJT. If it is not there, the signal source resistance,  $R_s$  will come across  $R_2$  and hence, it will change the bias. C1 allows only the AC signal to flow but isolates the signal source from  $R_2$

**3. Emitter Bypass Capacitor (CE)**

An Emitter bypass capacitor CE is used parallel with  $R_E$  to provide a low reactance path to the amplified AC signal. If it is not used, then the amplified AC signal following through  $R_E$  will cause a voltage drop across it, thereby dropping the output voltage.

**4. Coupling Capacitor (C2)**

The coupling capacitor C2 couples one stage of amplification to the next stage. This technique used to isolate the DC bias settings of the two coupled circuits.



**Fig: Single Stage BJT CE amplifier**

**02 M**

**02 M**

**4. Attempt any THREE of the following:**

**12 M**

- a Compare BJT and JFET on the basis of :**
- (i) Signal controlling in terms of voltage or current
  - (ii) Input resistance
  - (iii) Thermal stability
  - (iv) Switching speed

**Ans:**


**Comparison of BJT with JFET**

Parameters	BJT	JFET
<b>Signal controlling in terms of voltage or current</b>	current	voltage
<b>Input resistance</b>	Low input resistance	High input resistance
<b>Thermal stability</b>	less thermal stability	Better thermal stability
<b>Switching speed</b>	Lower switching speed	high switching speed

**Table: Comparison of BJT with JFET**

**04 M**


**b** Describe the operation of UJT relaxation oscillation with neat circuit diagram.  
Ans:



**Fig: UJT Relaxation oscillator**

When a voltage ( $V_s$ ) is firstly applied, the unijunction transistor is “OFF” and the capacitor  $C_1$  is fully discharged but begins to charge up exponentially through resistor  $R_3$ . As the Emitter of the UJT is connected to the capacitor, when the charging voltage  $V_c$  across the capacitor becomes greater than the diode volt drop value, the p-n junction behaves as a normal diode and becomes forward biased triggering the UJT into conduction. The unijunction transistor is “ON”. At this point the Emitter to  $B_1$  impedance collapses as the Emitter goes into a low impedance saturated state with the flow of Emitter current through  $R_1$  taking place. As the ohmic value of resistor  $R_1$  is very low, the capacitor discharges rapidly through the UJT and a fast rising voltage pulse appears across  $R_1$ . Also, because the capacitor discharges more quickly through the UJT than it does charging up through resistor  $R_3$ , the discharging time is a lot less than the charging time as the capacitor discharges through the low resistance UJT. When the voltage across the capacitor decreases below the holding point of the p-n junction ( $V_{OFF}$ ), the UJT turns “OFF” and no current flows into the Emitter junction so once again the capacitor charges up through resistor  $R_3$  and this charging and discharging process between  $V_{ON}$  and  $V_{OFF}$  is constantly repeated while there is a supply voltage,  $V_s$  applied.

**c** Draw circuit diagram for positive clipper and describe its operation with input and output waveforms.  
Ans:



02 M

02 M

02 M

Fig. (a) Shows the circuit of a positive clipper. fig (b) Shows input and output waveforms of a positive clipper. During positive half cycle of the input voltage, diode is reverse biased and acts as a open switch. Therefore the applied voltage drops across the diode and none across the resistor .As a result, there is no output voltage during positive half cycle of the input voltage. During negative half cycle of the input voltage, diode is forward biased and acts as a closed switch. Therefore the applied voltage drops across the resistor and none across the diode .As a result, there is output voltage during negative half cycle of the input voltage.


02 M

**d Identify linear wave shaping circuit used to generate following waveforms and draw the circuit diagram for it.**

- (i) Narrow pulses from square wave.
- (ii) Triangular wave from square wave.

Ans:


1. Narrow pulses from square wave: RC Differentiator



01 M

01 M

2. Triangular wave from square wave: Triangular wave




01 M

01 M

**e Describe controlling action of transistorized shunt regulator with neat circuit diagram.**

Ans:



02 M

Fig: Transistorized shunt regulator

As there is a voltage drop in the series resistance  $R_{series}$  the unregulated voltage is also decreased along with it. The amount of voltage drop depends on the current supplied to the load  $R_{load}$ . The value of the voltage across the load depends on the Zener diode and the transistor base emitter voltage  $V_{be}$ .

Thus, the output voltage can be written as

$$V_{out} = V_{zener} + V_{be} = V_{in} - I R_{series}$$

The output remains nearly a constant as the values of  $V_{zener}$  and  $V_{be}$  are nearly constant. This condition is explained below. When the supply voltage increases, the output voltage and base emitter voltage of transistor increases and thus increases the base current  $I_{base}$  and therefore causes an increase in the collector current  $I_{coll}$  ( $I_{coll} = \beta \cdot I_{base}$ ). Thus, the supply voltage increases causing an increase in supply current, which in turn causes a voltage drop in the series resistance  $R_{series}$  and thereby decreasing the output voltage. This decrease will be more than enough to compensate for the initial increase in output voltage. Thus, the output remains nearly a constant. The working explained above happens in reverse if the supply voltage decreases. When the load resistance  $R_{load}$  decreases, the load current  $I_{load}$  increases due to the decrease in currents through base and collector  $I_{base}$  and  $I_{coll}$ . Thus, there will not be any voltage drop across  $R_{series}$  and the input current remains constant. Thus, the output voltage will remain constant and will be the difference of the supply voltage and the voltage drop in the series resistance. It happens in reverse if there is an increase in load resistance.

02 M

5. Attempt any TWO of the following:

12 M

a Draw circuit diagram of Zener diode as voltage regulator and describe its operation for:

(i) Variable input voltage and constant load resistance.

(ii) Constant input voltage and variable load resistance.

Ans:




Fig: Zener diode as voltage regulator

02 M

**Variable input voltage and constant load resistance:**

Here the load resistance is kept fixed and the input voltage varies within the limits. As the input voltage increases, the input current also increases. This increases the current through Zener diode, without affecting the current. The increase in input current will also increase the voltage drop across series resistance, thereby keeping the load voltage as constant. On the other hand, if the input voltage is decreased, the input current also decreases. As a result of this, the current through Zener will also decrease. Consequently, the voltage across series resistance will be reduced. Thus the load voltage and load current remains constant.

02 M

**Constant input voltage and variable load resistance:**


Here the input voltage is kept fixed and the load resistance varies. The variation

of load resistance changes the current through it, thereby changing voltage across it. When the load resistance decrease, the load current increases. This causes the Zener current to decrease. As a result of this, the input current and the voltage drop across series resistance remains constant. On the other hand, if the load resistance increase load current decreases. As a result of this, the Zener current increase. This again keeps the value of input current and voltage drop across series resistance as constant.

02 M


**b** Draw circuit diagram for transformer coupled Two Stage Amplifier. Also draw its frequency response and explain it.

Ans:



03 M

**Fig: Transformer coupled two stage amplifier**



01 M


**Fig: Frequency response of transformer coupled two stage amplifier**

The figure shows the frequency response of a transformer coupled amplifier. The gain of the amplifier is constant only for a small range of frequencies. The output voltage is equal to the collector current multiplied by the reactance of primary. At low frequencies, the reactance of primary begins to fall, resulting in decreased gain. At high frequencies, the capacitance between turns of windings acts as a bypass condenser to reduce the output voltage and hence gain. So, the amplification of audio signals will not be proportionate and some distortion will also get introduced, which is called as Frequency distortion.

02 M


c Draw input and output characteristics for CE configuration of BJT and show different operating regions on it.

Ans.



I/P characteristics CE configuration

Fig: Input characteristics for CE configuration of BJT



Output Characteristic Curve

Fig: Output characteristics for CE configuration of BJT

03 M

03 M

6.

Attempt any TWO of the following:

12 M

a Compare CB, CE configurations of BJT on the basis of :

- (i) Current gain
- (ii) Voltage gain
- (iii) Input impedance
- (iv) Output impedance
- (v) Applications
- (vi) Phase shift

Ans:

Parameters	CB	CE
Current Gain	Low	High
Voltage Gain	High	Low
Input Impedance	Low	High
Output Impedance	High	Low
Applications	Used as a cascade stage to isolate output voltage signal.	Used in general purpose amplifier designs
Phase Shift	$0^\circ$	$180^\circ$

Table: Comparison of CB, CE configurations of BJT

06 M

- b Describe working of N-ch JFET with neat circuit diagram. Also draw its drain characteristics with labeled operating regions on it.  
Ans:




Fig: N-ch JFET

02 M

In n-channel JFET, the majority charge carriers will be the electrons as the channel formed in-between the source and the drain is of n-type. And the working of this device depends upon the voltages applied at its terminals.

Case I - Consider the case where no voltage is applied to the device i.e.  $V_{DS} = 0$  and  $V_{GS} = 0$ . At this state, the device will be idle and no current flows through it i.e.  $I_{DS} = 0$ .


Case II-Now consider that the drain terminal of the device is connected to the positive terminal of the battery while its negative is connected to the source i.e.  $V_{DS} = +ve$ . However let the gate terminal remain at unbiased state, which means  $V_{GS} = 0$ . At this instant, the electrons within the n-substrate of the device start moving towards the drain being attracted by the positive force exerted by the battery. At the same time, the electron will also be repelled from the source as it is connected to the negative terminal of the voltage supply. This results in a net flow of current from drain to source

Further, it is seen that the increase in  $V_{DS}$  increases the current flowing through the device at an initial state which can be termed to be JFET's Ohmic region. However, it is to be noted that the increase in  $V_{DS}$  also causes an increase in the width of the depletion regions surrounding the pn junctions. This in turn causes the channel width to reduce, thereby increasing its resistance. This phenomenon continues till both of the depletion regions grow up to an extent wherein they almost seem to touch each other, a condition referred to as pinch-off. The corresponding value of  $V_{DS}$  is referred to as pinch-off voltage,  $V_P$ . Nevertheless, even in this case, a narrow channel with high current density exists within the device due to which  $I_{DS}$  will get saturated to a level of  $I_{DSS}$  as indicated in Figure 2.

02 M

It is this behavior of the JFET which causes it to behave as a constant current source.

Case III Next, let us add the voltage source at the gate terminal such that the gate is negative w.r.t source i.e.  $V_{GS} = -ve$  while  $V_{DS}$  is +ve. In this case, the device behaves in a way very-similar to that in Case II, but for a lower value of  $V_{DS}$ . This means that the pinch-off and the saturation occur quite earlier and are decided by the negative potential applied at the gate i.e. more negative the  $V_{GS}$ , earlier the pinch-off due to which earlier will be the saturation, reducing  $I_{DSS}$  (Figure 3). As the phenomenon continues, it is seen that a condition arises wherein the saturation level of the drain-to-source current  $I_{D-S}$  occurs right for a value of 0 mA. This means that there is no current flow through the device and essentially the device will turn OFF. The value of  $V_{DS}$  for which this happens will be nothing but the negative pinch-off voltage i.e.  $V_{DS} = -V_P$ .




**Fig: Drain characteristics curve**

02 M

**c Draw neat circuit diagram for class B push pull amplifier and describe its working with output current and voltage waveforms.**

**Ans:**




**Fig: Class B push pull amplifier**

The circuit of class B push-pull amplifier shown in the above figure clears that both the transformers are center-tapped. When no signal is applied at the input, the transistors  $T_1$  and  $T_2$  are in cut off condition and hence no collector currents flow. As

02 M

no current is drawn from  $V_{CC}$ , no power is wasted. When input signal is given, it is applied to the input transformer  $T_{r1}$  which splits the signal into two signals that are  $180^\circ$  out of phase with each other. These two signals are given to the two identical transistors  $T_1$  and  $T_2$ . For the positive half cycle, the base of the transistor  $T_1$  becomes positive and collector current flows. At the same time, the transistor  $T_2$  has negative half cycle, which throws the transistor  $T_2$  into cut-off condition and hence no collector current flows.



**Fig: Waveforms of output current and voltage**

**02 M**

**02 M**