

WINTER- 2019 Examinations Model Answer

Page 1 of 15

Important suggestions to examiners:

Subject Code: 22421

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance. (Not applicable for subject English and communication skills)
- 4) While assessing figures, examiner may give credit for principle components indicated in a figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case some questions credit may be given by judgment on part of examiner of relevant answer based on candidate understands.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.





WINTER-2019 Examinations **Model Answer**

Subject Code: 22421		<u><u>l</u></u>	Model Answe	Page 2 of 15			
	1 mark for Truth tab	le and 1 for d	iagram				
	T flip-flop input	Present State	Next State				
	Т	Qt	Qt+1	(
	0	0	0	TJQ(t)			
	0	1	1	T Flip-Flop			
	1	0	1	clk			
	1	1	0				
d)	Implement followi	ng Boolean ea	uation using	fundamental gates :Y=ABC+A \overline{B} C+ \overline{A} \overline{C} B			
Ans:		- <u>8</u> 1					
	$A \cdot B \cdot A $						
e)	Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H						
Ans:	Instructions ii) and iv) are direct addressing as 80H and 45H are direct addresses 2marks						
f)		accumulator i	s 44 H, find	out the new content of accumulator after			
Ans:	Contents of Acc w			acc by 2) <mark>2 marks</mark>			
g)	Find out number of form.	data lines rec	quired to into	erface 16 LEDs arrange in the 4 x 4 matrix			
Ans:	4+4=8, eight lines ar	e required for	4x4 matrix o	f 16 LEDs <mark>2 marks</mark>			
Q. 2	Attempt any THRE	E of the follow	ving	12 Marks			
a)	Define following te		•	es : ion delay (iv) Power dissipation			
Ans:	1 marks for each		iii) i iopagai	ion delay (iv) i ower dissipation			
			sured in term	s of noise margin .			
	High state Noise	5		6			
	Low state Noise margin = $V_{NL} = V_{IL(max)} - V_{OL(max)}$						
·		-					



D

*All J and K inputs assumed to be 1.

WINTER-2019 Examinations Subject Code: 22421 **Model Answer** Page 3 of 15 i) The fan-out is defined as the maximum number of logic inputs that an output can Drive reliably. ii) Propagation delay is defined as t_{PLH} Delay time in going from logical 0 to logical 1 state (LOW to HIGH) tPHL Delay time in going from logical 1 to logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as $PD_{(avg)} = ICC_{(avg)} * V_{CC}$ State Demorgan's theorem's and prove both theorems using truth table. b) 2 marks for statement and 2 marks for equation De Morgan's 1st theorem states that when the OR sum of two variables is inverted, this is the same as inverting each variable individually and then ANDing these inverted variables. De Morgan's 2nd theorem says that when the AND product of two variables is inverted, this is the same as inverting each variable individually and then ORing them. Ans: In Boolean equation form it can be written as $(\overline{x+y}) = \overline{x} \cdot \overline{y}$ $(\overline{x \cdot y}) = \overline{x} + \overline{y}$ State functions of preset, clear, clock and SR inputs related to SR flip flop. **c**) 1 mark each for each function Ans: **Preset Input**: is an asynchronous input to set the Q output to 1 **Clear Input:** is also asynchronous input to reset the Q output to 0 Clock Input: is used to input external logic clock pulse (HIGH-LO) to the flip-flop. Depending upon the status of the input signal Q output changes on each clock pulse transition (Lo-Hi, Hi-Lo) SR input: The S input is Set input that is used to set the Q output. And R is the reset input which is used to reset Q output of the flipflop. Sketch diagram of 4 bit asynchronous counter using suitable flip flop. Sketch timing d) diagram. 2 marks for diagram and 2 for timing diagram Ans: С _ ____ CLK<C CLKCO-



WINTER- 2019 Examinations Model Answer

Page 4 of 15





MAHARASHTRA STATE BOARAD OF TECHNICAL EDUCATIOD (Autonomous) (ISO/IEC-27001-2005 Certified)

WINTER– 2019 Examinations Model Answer

Page 5 of 15





WINTER-2019 Examinations

Subj	ect Code: 224	21	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Model An	<u>iswer</u>		P	age 6 of 15	i	
	1 for addre	see hue 1 fo	r data hus	and 2 for c	ontrol hus					
Ans:						arv addres	s of the pe	ripheral to	he be	
1 1110.	1. Address Bus: It is a group of lines which carry binary address of the peripheral to be interface.									
	2. Data Bus: It is used to Read/Write to between CPU and the peripheral									
	3. Control Bus: This is a group of lines that generates control signals e.g. RD, WR,									
	CLOCKOUT etc.									
Q.4	Attempt a		of the foll	owing				12 Ma	arks	
~a)										
Ans:										
	 Immediate addressing mode: In this Immediate Addressing Mode, the data is provided in the instruction itself. The data is provided immediately after the opcode. These are some examples of Immediate Addressing Mode. MOVA, #0AFH; Register addressing mode: In the register addressing mode the source or destination data should be present in a register (R0 to R7). These are some examples of RegisterAddressing Mode. MOVA, R5; MOVR0, A; Direct Addressing Mode: In the Direct Addressing Mode, the source or destination address is specified by using 8-bit data in the instruction. Only the internal data memory can be used in this mode. Here some of the examples of direct Addressing Mode. 									
	 MOV80H, R6; MOVR2, 45H; MOVR0, 05H; 4. Register indirect addressing Mode: In this mode, the source or destination address is given in the register. By using register indirect addressing mode, the internal or external addresses can be accessed. The R0 and R1 are used for 8-bit addresses, and DPTR is used for 16-bit addresses, no other registers can be used for addressing purposes. Let us see some examples of this mode. MOV 0E5H, @R0 MOV @R1, 80H 									
								1 1		
b)	With the h						nd Idle mo	ode of 805	91.	
Ans:		or PCON for			-	on				
	The forma	at for PCO	v register i	s as follow \mathbf{A}	'S 3	2	1	0		
		6	Ð	4						
	SMOD				GF1	GF0	PD	IDL	PCON	
	Bit 7 – SMOD 1 = Baud rate is doubled in UART mode 1, 2 and 3. 0 = No effect on Baud rate.									



WINTER- 2019 Examinations Model Answer

Page 7 of 15

		-						
	Bit 3:2 – GF1 & GF0:							
	These are general purpose bit for user.							
	Bit 1 – PD: Power Down							
	1 = Enable Power Down mode. In this mode, Oscillator clock turned OFF and both							
	CPU and peripherals clock stopped. Hardware reset can cancel this mode.							
	0 = Disable Power down mode.							
	Bit 0 – IDL: Idle							
	1 = Enable Idle mode. CPU clock turned off whereas internal peripheral module such							
	as timer, serial port, interrupts works normally. Interrupt and H/W reset can cancel this							
	mode.							
	0 = Disable Idle mode.							
	Power down and Idle mode features are used to save p							
	inbuilt power saving feature which is useful in embedd							
	consumption is main constraint. In Power Down mode	-						
	system is OFF i.e. CPU and peripherals clock remains inactive in this mode.							
	In Idle Mode, only the clock provided to CPU gets deactivated , whereas peripherals							
	clock will remain active in this mode.							
	Hence power saved in power down mode is more than in idle mode.							
c)	Construct full adder circuit using K map.	die energe						
Ans:	2 marks for k map, 2 marks for description, 2marks for	0						
	^S \ ^{yp}	There are three inputs to full						
	x 00 01 11 10	adder x,y and previous carry bit p. The truth table shows the all						
	0 1 1	possible combinations and the						
	Inputs Carry Sum 1 1 1	results of addition Sum (s)and						
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Carry (c). the K-map for both sum						
		and carry are shown on right. The						
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Boolean equations are as follows						
		C = x p + x y + y p S = x y p + x y p + x y p + x y p + x y						
1	1 1 1 1 1 1 1 1 1 1							
		p						
	(a) Truth table (c) K - Maps for 'C'	p						



Subj	winter-2019 E ect Code: 22421 Model An		Page 8 of 15				
			$x \longrightarrow A \text{ full} \\ x \longrightarrow A \text{ full} \\ adder \\ (bit) \\ p \\ p$				
	(d) Logic diagram	(e) Block Diagram					
d)	Justify 'NOR gate is called as universal ga		gram.				
Ans:	2 marks for explanation and 4 marks for dia	ıgram					
e)	the basic logic gates which is shown in the following diagram. From which it is clear that NOR gate is called as universal gate. $A \rightarrow NOR \rightarrow A^{+A=\overline{A}} \rightarrow A \rightarrow A^{-A=\overline{A}} \rightarrow A^{-A=\overline{A}$						
		mer on the basis of any	^y four factors.				
Ans:	1.5 marks for each comparison	oner on the basis of any	<i>⁷</i> four factors.				
Ans:	1.5 marks for each comparison						
Ans:	1.5 marks for each comparison Microprocessors	Micro	controllers				
Ans:	1.5 marks for each comparison	Micro It is a micro computer itseli	controllers				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n	Micro It is a micro computer itsel ot All are integrated inside the	controllers f e microcontroller chip				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n available inside the chip 3 This must have many additional digit components to perform its operation	Micro It is a micro computer itseli ot All are integrated inside the al Can function as a micro	controllers f e microcontroller chip o computer without any				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n available inside the chip 3 This must have many additional digit components to perform its operation	Micro It is a micro computer itseli ot All are integrated inside the al Can function as a micro additional components. Make the system simple, ec	controllers f e microcontroller chip o computer without any onomic and compact				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n available inside the chip 3 This must have many additional digit components to perform its operation 4 Systems become bulkier and expensive.	Micro It is a micro computer itseli ot All are integrated inside the al Can function as a micro additional components. Make the system simple, ec	controllers f e microcontroller chip o computer without any onomic and compact				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n available inside the chip 3 This must have many additional digit components to perform its operation 4 Systems become bulkier and expensive. 5 Not capable for handling Boolean functions	Micro It is a micro computer itsel ot All are integrated inside the al Can function as a micro additional components. Make the system simple, ec Handling Boolean function	controllers f e microcontroller chip o computer without any onomic and compact				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n available inside the chip 3 This must have many additional digit components to perform its operation 4 Systems become bulkier and expensive. 5 Not capable for handling Boolean functions 6 Higher accessing time required	Micro It is a micro computer itsel of All are integrated inside the al Can function as a micro additional components. Make the system simple, ec Handling Boolean function Low accessing time Most of the pins are progra	controllers f e microcontroller chip o computer without any onomic and compact is				
Ans:	1.5 marks for each comparison Microprocessors 1 It is only a general purpose computer CPU 2 Memory, I/O ports, timers, interrupts are n available inside the chip 3 This must have many additional digit components to perform its operation 4 Systems become bulkier and expensive. 5 Not capable for handling Boolean functions 6 Higher accessing time required 7 Very few pins are programmable	Micro It is a micro computer itsel of All are integrated inside the al Can function as a micro additional components. Make the system simple, ec Handling Boolean function Low accessing time Most of the pins are progra	controllers f e microcontroller chip o computer without any onomic and compact is immable ions				



WINTER-2019 Examinations

Subject Code: 22421

Model Answer

Page 9 of 15



This water level controller monitors the level of the over head tank and automatically switches on the water pump when ever the level goes below a preset limit. The level of the over head tank is indicated using 5 leds and the pump is switched of when the over head tank is filled. The pump is not allowed to start if the water level in the sump tank is low and also the pump is switched off when the level inside the sump tank goes low during a pumping cycle. The circuit diagram of the water level controller is shown below.

The level sensor probes for the overhead tank are interfaced to the port 2 of the microcontroller through transistors. Have a look at the sensor probe arrangement for the overhead tank in Figure. A positive voltage supply probe goes to the down bottom of the tank. The probes for sensing 1/4, 1/2, 3/4 and FULL levels are placed with equal spacing one by one above the bottom positive probe. Consider the topmost (full level) probe, its other end is connected to the base of transistor Q4 through resistor R16. Whenever water rises to the full level current flows into the base of transistor Q4 which makes it ON and so its collector voltage goes low. The collector of Q4 is connected to P2.4 and a low voltage at P2.4 means the over head tank is not FULL. When water level goes below the full level probe, the base of Q2 becomes open making it OFF. Now its collector voltage



WINTER- 2019 Examinations Model Answer

Page 10 of 15

goes high and high at P2.4 means the tank is not full. The same applies to other sensor probes (3/4, 1/2, 1/4) and the microprocessor understands the current level by scanning the port pins P2.4 ,P2.5, P2.6 and P2.7. All these port pin are high (all sensor probes are open) means the tank is empty.
Port pin P0.5 is used to control the pump. When ever it is required start pumping, the controller makes P0.5 low which makes transistor Q6 ON which in turn activates the relay K1 that switches the pump. Also the LED d6 glows indicating the motor is ON. LED D7 is the low sump indicator. When the water level in the sump tank goes low, the
controller makes P0.7 low which makes LED D7 to glow.
MOV P2,#1111111B // initiates P2 as sensor input
MOV P0,#1111111B // initiates P2 as the output port
MOV A,#0000000B
MAIN:ACALL SMPCK // checks the level of the sump tank
MOV A,P2 // moves the current status of P2 tp A
CJNE A,#11110000B,LABEL1 // checks whether tank is full
SETB P0.1
SETB P0.2
SETB P0.3
SETB P0.4
CLR P0.0 // glows full level LED
SETB P0.5
LABEL1: MOV A,P2
CJNE A,#01110000B,LABEL2 // checks whether tank is 3/4
SETB P0.0
SETB P0.2
SETB P0.3
SETB P0.4
CLR P0.1 // glows 3/4 level LED
LABEL2: MOV A,P2
CJNE A,#00110000B,LABEL3 // checks whether tank is 1/2
SETB P0.0
SETB P0.1
SETB P0.3
SETB P0.4
CLR P0.2 // glows 1/2 level LED
LABEL3:MOV A,P2
CJNE A,#00010000B,LABEL4 // checks whether tank is 1/4



MAHARASHTRA STATE BOARAD OF TECHNICAL EDUCATIOD (Autonomous) (ISO/IEC-27001-2005 Certified)

			WINTER-2019 Examinations						
Subj	ect Code: 224	21	Model Answer	Page 11 of 15					
	SE	TB P0.0							
	SE	TB P0.1							
	SE	TB P0.2							
	SE	TB P0.4							
	CLR P0.3 // glows 1/4 level LED								
	JB P0.6, LABEL4								
	CLR P0.5 // switches motor ON								
	LABEL4: MOV A,P2								
	CJNE A,#0000000B, MAIN // checks whether tank is empty								
	SE	TB P0.0							
	SE	TB P0.1							
	SE	TB P0.2							
	SE	TB P0.3							
		R P0.4 // glow							
			checks whether sump is low						
	CLR P0.5 // switches motor ON								
	SJMP MAIN								
	SMPCK:JB P0.6,LABEL5 // checks whether sump is low								
	SETB P0.7 // extinguishes the sump low indicator LED								
	SJMP LABEL6								
	LABEL5: SETB P0.5 // switches the pump OFF								
	CLR P0.7 // glows sump low indicator LED								
	LABEL6: RET								
	END								
	D								
b)			perform addition, anding, multiplication I and Data 2 is 20 H. Store result at inte						
Ans:			and 3 marks for multiplication	ernai memory locations.					
1 1101			-						
	Assembly language program ;Subtraction program								
	,	ORG 0000h							
		SJMP MAIN							
		ORG 0030H							
		CLR C							
	MAIN:		;LOA NO1 INTO ACC						
		ADD A,20H							
			; STORE RESULT						



MAHARASHTRA STATE BOARAD OF TECHNICAL EDUCATIOD (Autonomous) (ISO/IEC-27001-2005 Certified)

Subj	ect Code: 224	WINTER– 2019 Examinations 121 <u>Model Answer</u>	Page 12 of 15			
		MOV A,#00H				
		ADDC A,#00H ; ADD CARRY				
		MOV 59H,A				
	HERE:	SJMP HERE				
		END				
	;MULTIPI	LICATION program				
		ORG 0000h				
		SJMP MAIN				
		ORG 0030H				
		CLR C				
	MAIN:	MOV A,55H ;LOAD NO1 INTO ACC				
		MOV 0F0H,A				
		MOV A,20H ;LOAD NO2 INTO 20H				
		MUL AB				
		MOV 58H, A ; STORE RESULT				
		MOV A,0F0H				
		MOV 59H,A				
	HERE:	SJMP HERE				
		END				
c)	Explain in	ternal and external memory organization of 8051.				
Ans:	3 marks for	r internal data and 3 marks for external program memory				
	There are two types of memories for present day 8051 chips					
	a) Internal data memory					
	b) Internal program memory					
		ss range of internal data memory is 00h-7fh, SFRs i.e. specia d within the address range 80-ffh and accessible be direct a	ę			
		ogram memory is 4kB and the address range is 000h-fffh. T	e			
		Dh-7fh is divided into three sections Register Banks(00h-1fh				
	5	egisters R0-R7), 128 bits bit addressable memory area(20h-2				
	0	rea (30h-7fh).				



WINTER- 2019 Examinations Model Answer

Page 13 of 15

	The internal program memory is mapped from 000h -fffh. Its accessible when /EA pin is						
	at logic HI, External program memory/data memory can be connected to 8051 by using						
	its bus structure. To access external program memory /EA to be kept at logic LO. The						
	address range of external program memory is on 64K as there are 16 address lines. The						
	data bus is of 8 bits.						
	7FH		ſ	Program Memory (Read Only)	Data Memory (Read/Write)		
	Scrate	hpad RAM RAM		FFFFH			
				5 5	External —>		
	30H 2FH			External			
		6 Byte Idressable					
	20H	RAM		OFFFH			
	1FH Regis	ster Bank 3		EA = 0 EA = 1	FFH (""		
	18H 17H			External External	00		
	10H Regis 0FH	ster Bank 2		0000	0000		
		ster Bank 1	4		A		
	07H Regis	R3 034 R2 024 ster Bank 0 R1 014		PSEN	RD WR		
	00H		1				
Q.6		y TWO of the foll			12 Marks		
a)	-			Port 1, Port 2 and Port 3			
Ans:		P0-P2 and 2 mark					
	Port 0: It has two functions. It is used as lower order multiplexed address/data bus (AD0-						
	AD7) and it is used as general purpose I/O port. It has open collector output, it needs						
	pullup resistance to be connected externally.						
				e I/O port and it has no			
	Port 2: It has	s two functions. It	is used as	higher order address be	us A8-A15. It is also used		
	U 1	urpose I/O port.					
	Port 3: Each	pin of port 3 has a	different	function as shown in be	elow table. Alternatively it		
	can also be u	used as general pu	rpose I/C) port.			
	PORT 3 ALTERNAT						
	P3 BIT	FUNCTION	PIN				
	P3.0	RXD	10				
	P3.1	TXD	11				
	P3.2 P3.3	INTO INT1	12				
	P3.4	то	14				
	P3.5	TI	15				
	P3.6	WR	16				
	P3.7	RD	17				
	Skatch dia	nom chowing inte	ufacing of	cingle 7 compations	an Anodo display to 0051		
b)					non Anode display to 8051.		
,	Develop Al	P to display num	per 7; on	1τ.			



MAHARASHTRA STATE BOARAD OF TECHNICAL EDUCATIOD (Autonomous) (ISO/IEC-27001-2005 Certified)

WINTER- 2019 Examinations <u>Model Answer</u>

Page 14 of 15





WINTER– 2019 Examinations <u>Model Answer</u>

Page 15 of 15



-----END----