(ISO/IEC - 2700

WINTER – 19EXAMINATIONS

Subject Name: Microcontroller and Applications Model Answer Subject Code:

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgment on part of examiner of relevant answer based on candidate's understanding.
- For programming language papers, credit may be given to any other program based on equivalent concept. 7)

Q. No.	Sub Q. N.	Answer								
Q.1	(A)	Attempt any <u>THREE</u> of the following:								
	a)	Draw symbol of NAND gate and write its truth table.								
	Ans:	Symbol:								
				NAND	y = A . B		:2M Truth			
		Truth Table:	ЪЦ				Table:			
			Inp	uts	Output		2M			
			Α	В	Υ =A . B					
			0	0	1					
			1	0	1					
			1	1	0					
		State function of following pins	of 16*2]	LCD.		1				
		(i) RS								
	b)	(ii) R / W					4M			
		(iii)EN								
		(iv)LED+								
	Ans:	RS: RS is the register select pin us	ed to wr	ite disp	lay data to th	e LCD (characters), this pin	1M			
		hasto be high when writing the dat					each			
		commands this pin should be low.								
		R/W: Reading and writing data to (R/W=1) to write the data to LCD			0	1 0				
		$(\mathbf{R}, \mathbf{W}=1)$ to write the data to LCD EN: Enable pin is for starting or en	-		,					
		Pulse is given to this pin. Sends da	0			-				
		pin.		-	2					

BOARD OF TECHNICAL EDUCATION

tified)

MAHARASHTI (Autonomous) (ISO/IEC - 2700

	iv)LED+							
c)	It is pin no 15, inputpin. Backlight LED pin positive terminal.	4 M						
()	List any four C data types with its size and ranges.							
Ans:	Data Type Size in Bits Data Range/Usage							
	Unsigned char 8-bit 0 to 255	each						
	Signed char8-bit-128 to + 127							
	Unsigned int 16-bit 0-65535							
	signed int 16-bit -32768 to + 32767							
	sbit 1-bit SFR bit-addressable only							
	bit 1-bit RAM bit-addressable only							
	sfr 8-bit RAM addresses 80 -FFH only							
d)	(ii) <u>PSEN</u> (iii)RXD (iv) <u>EA</u>							
Ans:								
	(ii) PSEN							
	It is active low output control signal used to activate enable signal of external ROM/ EPRM .it is activated every six oscillator periods while reading the external memory. (iii)RXD Serial input line (Receive).RXD pin is pin no 10 and input pin to the microcontroller. It is							
	used to input serial data to the microcontroller.							
	It is active low output control signal. When $EA = 1$, μc accesses internal and external program memory when $EA = 0$, μc accesses only external program memory.							
	\downarrow program memory when EA =0, uc accesses only external program memory							
(B)	program memory when EA =0, μc accesses only external program memory. Attempt any ONE of the following:	6M						

MAHARASHTI (Autonomous) (ISO/IEC - 2700

	A	r			1			
F	Ans:	P3 BIT	FUNCTION					
		P3.0	RXD					
		P3.1	TXD					
		P3.2	INTO					
		P3.3	INTI					
		P3.4	то					
		P3.5	TI					
		P3.6	WR					
		P3.7	RD					
	b)	Describe addressing modes of 8051 wi	th examples.		4M			
			-					
A	Ans:	Addressing modes of 8051:						
		1.Immediate Addressing mode						
		2. Register Addressing mode						
		3. Direct Addressing mode						
		4 Register Indirect addressing mode						
		5.Indexed Addressing mode1) Immediate Addressing mode:						
		Immediate addressing simply means that	t the operand (which immediately fo	llows the				
		Instruction op. code) is the data value to	-	nows the				
		For example the instruction:	be used.					
		MOV A, #25H ; Load 25H into A						
		Moves the value 25H into the accumulat	or. The # symbol tells the assemble	that the				
		immediate addressing mode is to be used	-					
		2) Register Addressing Mode:						
		One of the eight general-registers, R0 to	R7. can be specified as the instruct	ion Operand. The				
		assembly language documentation refers	1	-1				
		For example, instruction using register a						
		ADD A, R5; Add the contents of register		1				
		Here the contents of R5 are added to the	accumulator. One advantage of regi	ster addressing				
		is that the instructions tend to be short, s						
		3) Direct Addressing Mode:						
		Direct addressing means that the data va	lue is obtained directly from the men	mory location				
		specified in the instruction.						
		For example consider the instruction:						
		MOV R0, 40H; Save contents of RAM 1						
		The instruction reads the data from Inter						
		Direct addressing can be used to access		gisters.				
		4) Register Indirect Addressing Mode		high is indire at				
		In Indirect addressing mode, the data is specified in the instruction.	obtained from a memory location w	mich is indirectly				
		An example instruction, which uses indi	rect addressing is as follows:					
		MOV A, @R0; move contents of RAM	-) into A				
		The @ symbol indicated that the indirec						
LI				······································	J			

			1								
			The CPU, only registers R0 & R1 are used for this purpose. 5) Indexed Addressing Mode:								
			With indexed addressing a separate register, either the program counter, PC, or the data pointer DTPP is used as a base address and the accumulator is used as an offset address								
			pointer DTPR, is used as a base address and the accumulator is used as an offset address.The effective address is formed by adding the value from the base address to the value from								
			the offset address. Indexed addressing in the 8051 is used with the JMP or MOVC								
			instructions. Look up tables are easy to implement with the help of index addressing.								
			Consider the example instruction: MOVC A, @A+DPTR								
			MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the								
			accumulator value. Here the DPTR value is referred to as the base address and the								
			accumulator value us referred to as the index address.								
Q.2		1	Attempt any <u>TWO</u> of the following:	16- M							
		. 1	Write an ALP to find largest number from given array of 10 bytes in external RAM	8M							
	a)	' I	ocation 2000h onwards. Store largest number in internal RAM location 40h.	01VI							
			CLR PSW.3 ; Select Bank 0 PSW.3	Correct							
			MOV R1, 0AH ; Initialize byte counter	program:							
			MOV DPTR, # 2000H; Initialize memory pointerDEC R1; Decrement byte counter by 1	8M							
			MOV X A, @DPTR ; Load number in accumulator								
			MOV 40 H, A ; Store number in memory location								
	A	ns 1	UP: INC DPTR ; Increment memory pointer by 1								
	:		MOVXA, @DTPR ; Read next number								
			CJNE A, 40 H, DN ; if number≠ next number, and then go to NEXT								
			DN: JC NEXT; If next number < number then go to NEXT								
			NEXT: DJNZ R1, UP ; Decrement byte counter by 1, if byte counter $\neq 0$								
			then go to UP								
]	LOOP: AJMP LOOP ; Stop								
	b)	,	Draw interfacing diagram of DAC 0808 with 8051µC and write C program to generate	8M							
			triangular wave.								
	A :	ns		Diagram: 4M							
			C3 + 5V Vice vief (+) 2.5k0 + 10V								
			Vref (-) 2.510								
			+VCC +VCCC +VCCC +VCCC +VCCC +VCCC +VCCC +VCCC +VCCC +								
			Reset COMP								
			GND								
			\/								
			I to V Convertor								

		<pre>#include<reg51.h> void main(void) { unsigned char d; while(1) { for(d=0; d<255; d++) { P1 = d; } for(d=255; d>0; d) { P1 = d; } }</reg51.h></pre>	Program :4M
	c)	<pre>} Draw the interfacing diagram of stepper motor with 8051. Write excitation code to rotate it in clockwise direction.</pre>	8M
	Ans		Diagram:
	:		6M
		$\frac{St}{Reset} + \frac{C}{100F/10V} + \frac{C}{P10F/10V} + \frac{C}{P10} + C$	Code:2M
Q.3		Attempt any <u>FOUR</u> of the following:	12- M
	a)	Draw and explain Reset circuit of 8051µC.	4M

MAHARASHTI (Autonomous) (ISO/IEC - 2700

Ans	+5V +5V	2 marks:
:		circuit
		diagram
	9 RESET	
	8051	
	R \$ 8.2 K	
	Power on & manual reset circuit	
	The power on reset circuit consists of 8.2 K Ω resistor and 10 μ F capacitor. The values of these	2marks :
	components are sufficient to provide a delay to make RST pin high for two machine cycles.	explanat
	For manual reset function switch is provided. Upon power ON or Key Press the RST pin goes HIGH and as capacitor charges through resistor R, RST signal goes LOW. This generates	on
	active high reset signal for specific time decided by values of R & C.	
b)	Describe mode 2 of timer. State application of it.	4M
U)		
Ans	Mode 2 – 8 bit Auto Reload	3Marks:
:	TL operates as an 8-bit Timer / counter.TH holds a reload value. When TL overflows (Reached FFH), the TFx flag is set, TL is reloaded from the value in TH and counting	mode 2
	continues.	descripti
	Pulse	on
	Input TLX 8 Bits TFX Interrupt	1mark :
		applicati
	Reload TLX	on
	THX 8 Bits	
	Application: To generate baud rate in serial communication	
c)	Write C program to toggle bits of P2. Use software delay.	4M
Ans	#include <reg51.h></reg51.h>	
:	void delay(unsigned int);	
	void main(void)	
	{	4M for
	P2=0X00; // PORT 2 as output port	correct
	while(1)	program
	{	Any
	P2=0X00;	amount
	delay(200);	of delay
	P2=0XFF;	can be consider
	delay (200);	d
	void delay(unsigned int t)	

e) Ans	Draw the format of SCON SFR. SCON Register format-	4M Correc format					
e)		4M					
	.'. (3B)16 = (0011)2						
	$(0011)_{2}$ (0011 1011) ₂						
	$\frac{3}{(0011)_2} \frac{B}{(1011)_2}$ $\frac{(3B)16}{(3B)16} = \frac{(0011 + 011)_2}{(0011 + 011)_2}$						
	b) (3b) (b) = (b) - b						
	(2 mark) $(38) 16 = (?) 2$ $(2 mark)$						
	(59)10= (3B)16						
	3 3 = (3)16						
:	a) convert $(59)_{10} = (?)_{16}$ $16 59 11 = (B)_{16}$ $3 = (3)_{16}$						
Ans	$216mm(8+(59))_{10} = (2.2)_{10} - (2.mom)_{10}$						
d)	Convert $(59)_{10} = (?)_{16} = (?)_2$.	4M					
	ANY OTHER CORRECT PROGRAM LOGIC SHOULD BE GIVEN MARKS						
	for(j=0;j<=1275;j++);						
	for(i=0;i<=t;i++)						
	{ unsigned inti,j;						
	void delay(unsigned int t)						
	}						
	delay(200);						
	P2= P2;						
	while(1)						
	P2=0X00; // PORT 2 as output port						
	void main(void)						
	void delay(unsigned int);						
	OR #include <reg51.h></reg51.h>						
	}						
	for(i=0;i<=t;i++) for(j=0;j<=1275;j++);						



(A)	Attempt any <u>THREE</u> of the following :	12- M
a)	Draw interfacing diagram for temperature measurement using LM 35, ADC 0808 with 8051 microcontroller.	4 M
Ans :	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \\ \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \\ \begin{array}{c} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{$	Correct diagram 4M
b)	Explain bitwise shift operator with example.	4 M
Ans	Bitwise Left Shift Operator in C : <<	2marks:
:	[variable]<<[Number of Places] P0=0x3C<< 2	left shift operator
	After execution of this instruction	explanati
	Shift number 2 bits left: $3C = 0011 \ 1100$	on
	1^{st} left shift = 0111 1000	2marks:
	2^{nd} left shift =1111 0000	Right
	So, P0=0xF0	shift
	Bitwise Right Shift Operator in C: >>	operator
	[variable]>>[number of places]	explanati
	P0=0x3C >> 2 After execution of this instruction	on
	Shift number 2 bits to Right:	
	3C=0011 1100	
	1^{st} right shift = 0001 1110	
	2^{nd} right shift = 0000 1111	
	So, P0=0x0F	
c)	Subtract (25) ₁₀ from (52) ₁₀ using 2's compliment method.	4M

(B)	IE1 IT1 IE0 IT0	TCON.3 TCON.2 TCON.1 TCON.0	External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.	6M
	IE1 IT1 IE0	TCON.2 TCON.1	hardware when interrupt is processed. Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed.	
	IE1 IT1	TCON.2	hardware when interrupt is processed. Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by	
	IE1		hardware when interrupt is processed. Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External	
	20202503	TCON.3		
	IRU			
	TR0	TCON.4	Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF.	
	TF0	TCON.5	Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.	
	TR1	TCON.6	Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF.	
	TF1	TCON.7	Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine.	- 2marks
		TF1 TI	R1 TF0 TR0 IE1 IT1 IE0 IT0	Functio
Ans :			R/COUNTER CONTROL REGISTER.	Format marks
		c ioi mat of	TCON sfr and explain each bit.	4M
<u>d)</u>				
			$(011011)_2 = (27)_{10}$	
			To 1101 1 A neglect Carry	
			Add it 40 from + 100100 + 100111 1 011011 7 negled (avy) $\therefore (011011)_2 = (27)_{10}$ $\therefore (52)_{10} - (25)_{10} = (27)_{10}$	
			11 10 110100	
			$1^{15} \text{ complement} = 100110$ $2^{10} \text{ complement} = \pm 1$ 100111	
		2	15 complement of (011001) = 1560 mplement + 1 115 complement 2 , $011001 = 100110$	
			·. 110100 011001	
			$(25)_{10} = (1001)_2$	
			$(52)_{10} - (25)_{10}$ $(52)_{10} = (110100)_2$	



MAHARASHTI (Autonomous) (ISO/IEC - 2700

	Ans :	One T-state is the time period of one clock signal. It is the reciprocal of system clock frequency. Machine cycle is the minimum time taken by microcontroller to perform an operation. One machine cycle has 6 states. One state is 2 T-states. Therefore one machine cycle is 12 T-states. Time to execute an instruction, called instruction cycle is found by multiplying C by 12 and dividing product by Crystal frequency. T=(C*12)/crystal frequency Where C is number of machine cycles	Explanat ion: 2 marks each.
	b)	Explain stack memory. Write any two stack related instruction.	6M
	Ans :	 The stack memory is part of RAM used by the CPU to store information temporarily. This information may be either data or address. The CPU needs this storage area as there are only a limited amount of registers. The register used to access stack memory is called stack pointer. Upon reset SP contains 07H; this causes the stack to begin to location 08H. So, Register banks 2, 3, 4 (08H to 1FH) form the default stack area. The stack is generally placed in the general-purpose area (30H to 7FH) of the internal RAM. Stack Related Instructions: (any two) PUSH POP CALL (ACALL, LCALL) RET 	4 marks: Stack memory explanati on Writing Any two instructio ns: 2 marks: (1 mark each instructio n)
Q.5		Attempt any <u>TWO</u> of the following :	16- M
	a)	Write C program to transmit 'MSBTE' on TXD line.	8M
	Ans :	Baud Rate Calculation: Timer Value = $\frac{2^{SMOD} \times Oscfreq}{12 \times 32 \times \text{Re quired Baud rate}}$ Considering SMOD = 1	2Marks for Calculati on



MAHARASHTI (Autonomous) (ISO/IEC - 2700

$2^{\circ} \times Oscfreq$	
Timer Value = $12 \times 32 \times \text{Re quired Baud rate}$	
Oscfreq = 11.0592Mhz	
11.059 <i>Mhz</i>	
$\frac{12}{12}$ × 32 × Pe quired hand rate	
Case -1) Required Baud rate = 4800	
28,800	
4800	
Time value = 4000	
Timer value $= 6$	
- 6 must be loaded in Timer for Required Delay.	
-	
<u>C Program:</u>	1 Mark
<pre>#include <reg51.h></reg51.h></pre>	for
	calculatio
void main(void)	n and 5M
$\int_{1}^{1} TMOD = 0X20$	For
TH1 = -3; // for 9600 Baud rate	Program
SCON = 0X50;	
TR1 = 1;	
while(1)	
Trans('T');	
Trans('E');	
}	
void Trans(unsigned char x)	
sBUF = x:	
TI=0;	
<pre>} Write an ALP to generate square wave of 1kHz frequency on p2.3, Use timer 1 in</pre>	8M
Wite on AIU to concrete concrete ways of Util treasure on m2.2 I los time or I in	01/
	$Timer Value = \frac{12 \times 32 \times \text{Re } quired Baud rate}{\text{Oscfreq} = 11.0592 \text{Mhz}}$ $Timer Value = \frac{11.059 \text{Mhz}}{12 \times 32 \times \text{Re } quired baud rate} Case - 1 \ \text{Required Baud rate} = 4800$ $\frac{28,800}{4800}$ Timer value = 6 -6 must be loaded in Timer for Required Delay. Case - 2) Required Baud rate = 9600 Timer value = 3 -3 must be loaded in Timer for Required Delay. Case - 2) Required Baud rate = 9600 Timer value = 3 -3 must be loaded in Timer for Required Delay. Case - 2) Required Baud rate = 9600 Timer value = 3 -3 must be loaded in Timer for Required Delay. Case - 2) Required Baud rate = 9600 Timer value = 3 -3 must be loaded in Timer for Required Delay. Case - 2) Required Baud rate = 9600 Timer value = 3 -3 must be loaded in Timer for Required Delay. Constrained to the state of the

MAHARASHTI (Autonomous) (ISO/IEC - 2700





				2Marks	
	Simulator	C - Editor			
				Diagram	
	Emulator	Simulator			
	Logic Analyzer	Cross Assembler			
	Target system performance Evaluator	RTOS			
. In Fuche data a sector		(]		6Marks	
•	0		reating and compiling. Then ftware tolls like simulators,	010101110	
Logic Analyzers, pro	-		it ware tons like simulators,	Explanat	
			package then it is called as	ion	
Integrated Developn	```	· ·			
compilers, assemble			f simulators with editors,		
IDE Components:					
<u>Editor:</u>					
• You can type your		-			
			sembly language program in		
	in is called as sourc		o machine language. This		
• • •			s .asm extension & The C		
• The assembly program written using DOS Editor is stored as .asm extension & The C Program written using DOS Editor is stored as .C extension.					
Cross Assembler:	0				
An Cross Assemble	r is program that all	ows an Assembly pro	ogram written on one type of		
	e used on another ty	rpe.			
<u>Simulator:</u>					
• Simulator Simulate Software.	s (Duplicates) the be	havior of Target Ha	dware (Microcontroller) in		
			and ports (simulated) of the		
U I	m and can execute e	ach instruction in Si	ngle step mode.		
Emulation:					
		·•	mulation of) the functions of em behaves like (and appears		
to be) the first system	-	that the second syste	in behaves like (and appears		
Logic Analyzer:					
	an electronic instru	ment that captures a	and displays multiple signals		
		-	ay convert the captured data		
into timing diagrams					
<u>RTOS:</u>					
	system to execute a	ny task in defined	time limits. It has following		
functions.	langament				
 Memory N File Mana 	-				
3. Port Mana					

Page **13 / 17**



		4. Process Management	
		5. I/O Management Target Process Evaluator:	
		• Target Evaluation is the systematic process of gathering and analyzing data and other	
		objective information on processes and outcomes to determine the quality, value, and	
Q.6		effectiveness of coding & performance improvement.	16-M
Q.0		Attempt any <u>FOUR</u> of the following:	10-111
	a)	Draw structure of Interrupt and explain it.	4M
	Ans	Interrupt Structure:	2Marks
	:	IE register IP register High	for
			Diagram
		TFI O'O O'O Sequence	
		TF2 (8052 only) Individual	
		Giobal enable Accept interrupt	
		There are five interrupt sources on the 8051:	
		1. External 0 Interrupt	
		2. Timer 0 Interrupt	
		 3. External 1 Interrupt 4. Timer 1 Interrupt 	
		5. Serial Interrupt	
		All Interrupt are disabled after a system reset and are enabled individually by software. In the	
		event of two or more simultaneous interrupts or an interrupt occurring while another interrupt	
		is being serviced, there is both a polling sequence and a two level priority scheme to	
		schedule the interrupts. The polling sequence is fixed but the interrupt priority is programmable.	
		As shown in the interrupt structure External 0 / External 1 interrupts can be level triggered or	2Marks
		Edge triggered.	for Evaluat
		IT0 / IT1 i.e. (ITx) in TCON are used to decide level triggering or edge	Explanat ion
		triggering. If $ITx = 0$ then low level interrupt is used to trigger 8051 & if $ITx = 1$ then Falling	1011
		edge will set IEx flag and interrupt is generated. IT0 & IT1 bits are available in TCON SFR.	
	b)	Draw the interfacing diagram of 3*3 keyboard matrix with 8051. Also explain logic to	4 M
		read key.	

C - 2700 tified)

Ans	Vcc ۲	2Marks			
:		for			
	R3 × R3 × R4	Diagram			
	Port 1 $2\sigma + 1\sigma + 0\sigma$				
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
	P1.1 2 2 2 2 300				
	$\begin{array}{c c} 8051 \\ 8 \\ \hline \\ P1.2 \\ \hline \hline \\ P1.2 \\ $				
	R6				
	P2.0 P2.1 P2.2				
	8051 Port 2				
	Keyboard Logic to read keyboard:				
	1. Port P1 is used as an O/P port for microcontroller 8051 & Port 2 as an I/P port of microcontroller 8051				
	2. Make all rows of port P1 low so that it gives low voltage when key is pressed.				
	3. See if any key is pressed by scanning the port P2 by checking all columns for zero				
	condition.	2Marks			
	4. If any key is pressed, to identify which key is pressed make one row low at a time.				
	5. Initiate a counter to hold the count so that each key is counted.	Explana			
	6. Check port P2 for zero condition. If any zero number is there then start column scanning	ion			
	by following step 8.				
	7. Otherwise make next row low in port P1 and repeat from step 68. If any key pressed is found, then content in accumulator is rotated right through the carry				
	until carry bit sets, while doing this increment the count in the counter till carry is found.				
	9. Move the content in the counter to display in data field or to memory location				
	10. To repeat the procedures go to step 2.				
c)	List any four assembler directive and explain it.	4M			
Ans	Following are Assembler directives	1Marks			
:	1. <u>ORG</u>	for Each			
	2. EOU	Assembl			
	$\begin{array}{c} 3. \underline{\text{DB}} \\ 4 \underline{\text{DW}} \end{array}$	r			
	4. <u>DW</u> 5. <u>END</u>	Directive			
	$3. \underline{END}$				
	(1) ORG (Originate):				
	Org xxxx Originate the following code starting at address xxxx.				
	Example Program				
	Address Hex				
	Org 0400h becomes 0400 79				
	Mov r2, #00h 0401 00				
	The ORG pseudo lets you put code and data anywhere in program memory you wish.				
	Normally the program starts at 0000h using an org 0000h.				
	(2) <u>EQU (Equate):</u>				
	Label equxxxx Equate the label name to the number xxxx				

I	Example progra	4111						
			Address	Hex				
	Org 0000h	becomes	0000	74				
	Fredequ 12h		0001	12				
	Mov a, #fred							
	EQU turns numbers into names; it makes the program much more readable because the name							
	chosen for the la	bel can have some m	eaning in the progr	cam, whereas the	e number will not.			
	(3) <u>DB(Define l</u>	<u>Byte)</u>						
	db xx De	efine a byte: Place the	e 8 bit number xx r	next in memory.				
	Example progra	am						
			Address	Hex				
	Org 0100h	becomes	0100	34				
	db 34h		0101	56				
	db 56h							
	DB xx takes the number xx (from 0 to 255) and converts it to hex in the next memory location.							
		rogrammer to place a			•			
		•	ing nex byte anywi	lere in memory.				
	(4) <u>DW (Define word):</u> dwxxxx Define aword: place the 16bit number xxxx in memory.							
	Example program	-						
	L'ampie progra	111		magg	TT			
			Add		HOV			
l	org Osbadh	bacoma	Add		Hex			
	org 0abcdh	becomes	s abcc	l	12			
	dw 1234h			l				
	dw 1234h DW is a 16 bit ve		s abcc	l	12			
	dw 1234h DW is a 16 bit ve (5) <u>End:</u>	rsion of db.	s abcc abce	l	12			
-4)	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel	rsion of db. ls the assembler to st	s abcc abce cop assembling	l	12	4M		
d)	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel	rsion of db.	s abcc abce cop assembling	l	12	4M		
d) Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel	rsion of db. ls the assembler to st	s abcc abce cop assembling	l	12 34			
·	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank o ∫	rsion of db. ls the assembler to st	s abcc abce cop assembling	1	12	4 Mark		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct _{Bank 0} {	rsion of db. ls the assembler to st ure of internal RAN	s abcc abce cop assembling	1	12 34 Byte Addresses	4 Mark for		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct _{Bank 0} {	rsion of db. ls the assembler to st ure of internal RAN	s abco abce top assembling A of 8051.	Bit Addresses	12 34 Byte Addresses ↓ 6 07 20 21	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 {	rsion of db. ls the assembler to st ure of internal RAN	s abco abce top assembling M of 8051. 00 01 08 09 10 11	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16	12 34 Byte Addresses ↓ 6 07 20 E 0F 21 6 17 22	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 {	rsion of db. Is the assembler to st ure of internal RAN 00 07 08 0F 10 17	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11	12 34 Byte Addresses ↓ 6 07 20 21 6 17 22 E 1F 23	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 {	rsion of db. Is the assembler to st ure of internal RAN 00 07 08 0F 10	s abco abce top assembling M of 8051. 00 01 08 09 10 11	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16	12 34 Byte Addresses ↓ 6 07 E 0F 6 17 22 E 1F 23	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 {	rsion of db. Is the assembler to st ure of internal RAN 00 07 08 0F 10 17 18	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11	12 34 Byte Addresses ↓ 6 07 E 0F 6 17 22 E 1F 23	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 {	rsion of db. ls the assembler to st ure of internal RAN 00 07 08 0F 10 17 18 1F	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11	12 34 Byte Addresses ↓ 6 07 E 0F 6 17 22 E 1F 23	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 { Bit Addressable	rsion of db. ls the assembler to st ure of internal RAN 00 07 08 0F 10 17 18 1F	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11	12 34 Byte Addresses ↓ 6 07 E 0F 6 17 22 E 1F 23	4 Mark		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 { Bit Addressable	rsion of db. ls the assembler to st ure of internal RAN 00 07 08 0F 10 17 18 17 18 17 20	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11	12 34 Byte Addresses ↓ 6 07 E 0F 6 17 22 E 1F 23	4 Marks for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 { Bit Addressable	rsion of db. Is the assembler to st ure of internal RAM 00 07 08 07 08 07 10 17 18 17 18 17 20 2F	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 06 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11	12 34 Byte Addresses ↓ 6 07 20 21 6 17 22 E 1F 23 6 27 24	4 Mark for Correct		
Ans	dw 1234h DW is a 16 bit ve (5) <u>End:</u> The End: Tel Draw the struct Bank 0 { Bank 1 { Bank 2 { Bank 3 { Bit Addressable Scratch Pad Area {	rsion of db. Is the assembler to st ure of internal RAM 00 07 08 07 08 07 10 17 18 17 18 17 20 2F	s abco abce top assembling A of 8051.	Bit Addresses 02 03 04 05 04 0A 0B 0C 0D 01 12 13 14 15 16 1A 1B 1C 1D 11 22 23 24 25 26	12 34 Byte Addresses ↓ 6 07 20 21 6 17 22 E 1F 23 6 27 24 6 77 2E	4 Marks for Correct		



MAHARASHTI

