

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

Subject Code:

22423

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. N.	Sub Q.N	Answer	Marking Scheme
1.		Attempt any Five of the following	10 M
	a)	Define Input offset voltage and Input bias current.	2M
	Ans	Inputs offset voltage: A small input voltage is required to be applied to an OpAmp in order to make its output zero called as Inputs offset voltage Input bias current: It is defined as the average of the currents flowing into the two input terminals of the OpAmp Ib=Ib1+Ib2 2	1 Mark for each definition
	b)	Draw the circuit diagram of voltage follower.	2M

Page No: ____/ N



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

Subject Code: 22423

ect Nar	<u>me:</u> Linear Integrated Circuits. <u>Subject Code:</u>	22423
Ans	VIN O VOUT	2 Mark fo correct diagram
c)	Draw pin diagram of IC 565.	2M
Ans	INPUT 2 13 NC INPUT 3 NE/SE 11 NC PHASE COMPARATOR 5 10 + V VCO INTPUT REFERENCE 6 OUTPUT 9 EXTERNAL CAPACITOR FOR VCO DEMODULATED 7 6 EXTERNAL RESISTOR FOR VCO 14-Pin DIP Package	2 Mark fo correct pi name
d)	Define cutoff frequency and passband.	2M
Ans	1) Cutoff frequency: It is the range of frequency over which stop band and pass band separated OR Cutoff frequency: The voltage gain at -3db frequency is 0.707 times or 70.7% of the maximum gain. 2) Passband: It is the band or range of frequencies which allowed to pass through to the output by the filter without any attenuation	1 Mark fo each defination
e)	List two applications of IC LM324.	2M
	LM324 is applicable for the	1 Mark fo

Page No: ____/ N



a)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

<u>Subje</u>	et Nan	ne: Linear Integrated Circuits. Subject Code:	22423	
		3. Rectifiers	(any two)
		4. Comparators		
	f)	Draw circuit diagram of I to V converter.	2M	
	Ans	V_{2} $I_{B2} \cong 0$ $V_{0} = -i_{in} R_{E}$ $V_{0} = -i_{in} R_{E}$	2 Mark for correct diagram	or
	g)	State two merits of active filters over passive filters.	2M	
	Ans	Merits 1) Flexibility in gain and frequency adjustment. 2)No loading problem 3) Low cost 4) No insertion loss 5) pass band gain 6) Small component size 7) Use of inductor can be avoided	1 Mark e merit (any two)	
2.		Attempt Any THREE of the following	12M	

Describe the operation of PLL as FM demodulator.

4M

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION <u>Model Answer</u>

Subject Name: Linear Integrated Circuits.	Subject Code:	22423
---	---------------	-------

Subject Man	de: Linear Integrated Circuits. Subject Code:	.2423	
Ans	Phase detector Voltage controlled oscillator PLL FM demodulator circuit	2M for circuit diagram	
	 Operation: The FM signal which is to be demodulated is applied at input of the PLL. As the PLL is locked to the FM signal, the VCO starts tracking the instantaneous frequency in the FM input signal. The error voltage produced at the output of the amplifier is proportional to the deviation of input frequency from the center frequency of FM. Thus the AC component of the error voltage represent the modulating signal. Thus at the error amplifier output we get demodulated output The FM demodulator using PLL ensures a highly linear relationship, between the instantaneous input frequency and VCO control voltage (error amplifier output) 	2M for operation	n
b)	Sketch first order Butterworth low pass filter with component value at cutoff frequency of 15 kHz with passband gain of 2.	4M	
Ans	Given: $ \text{cutoff frequency (Fc)} = 15 \text{ kHz} $ $ \text{passband gain} = 2. $ $ \text{Avf} = 2, \text{ fc} = 15 \text{kHz} $ $ \text{Avf} = (1 + R_F / R_1) $ $ 2 = (1 + R_F / R_1) $ $ \text{Thus}, $ $ R_F / R_1 = 1 $ $ \text{Assume } R_F = 10 \text{K}\Omega $ $ R_F = R_1 = 10 \text{K}\Omega $	1 M for Sketch 1 M calculati of Rf and R1. 1 M for calculati of R.	d

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

	Emen integrated entents.	
c)	Assume $c = 0.001 \text{ uf}$. But $fc = \frac{1}{2\pi}Rc = \frac{1}{2\pi} \times R \times 0.001 \times 10^6$ $R = \frac{1}{2\pi \times 15 \times 10^3 \times 0.001 \times 10^6}$ $R = 10.60 \text{ k}\Omega$ Ref. Ref. = $10 \text{ k}\Omega$ $R = 10.60 \text{ k}\Omega$ Ref. = $10.60 \text{ k}\Omega$ $R = 10.60 \text{ k}\Omega$ Ref. = $10.60 \text{ k}\Omega$ $R = 10.60 \text{ k}\Omega$	1 M for calculation of C
Ans	sinewave, saturation voltage = \pm is v. Determine threshold Voltage V_{UTP} , V_{LTP} . $V_{UTP} = \frac{R_2}{(R_1 + R_2)} \times (+ VSAF)$ $= \frac{200}{(50 + 200)} \times (+ 15)$ $= 0.8 \times (+ 15)$ $V_{UTP} = + 12V$	2 Mark for UTP and 2Mark for LTP

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER - 2022 EXAMINATION **Model Answer**

Subject Name: Linear Integrated Circuits.

22423 **Subject Code:** d) Draw ideal and practical voltage transfer curve of op-amp. **4M** v_o v_0 Ans 2 M each V_{cc} Slope, A Infinite slope, A $V_P - V_N$ $-V_{CC}$ b) a) practical voltage transfer curve Ideal voltage transfer curve 0.3 Attempt any THREE of the following. 12 M Draw block diagram of OPAMP and state function of each block. **4M** a) Ans 2M Block Noninverting diagram, input **Explanatio** Level Output Intermediate Output Input n of 4 shifting stage stage stage blocks 1/2 stage M each Inverting Complementary Such as Dual-input, Dual-imput, input block balanced-output emitter follower symmetry unbalanced-output using constant push-pull differential differential amplifier current source amplifier amplifier Fig: Block diagram of OP- AMP **Explanation: Input stage:** It is the dual input, balanced output differential amplifier. This stage generally provides most of the voltage gain of the amplifier and also establishes the input resistance of the op-amp. **Intermediate stage:** It is usually another differential amplifier, which is driven by the output of the first stage. In most amplifiers, the intermediate stage is dual input and unbalanced(single-ended) output. Because direct coupling is used, the dc voltage at the output of the intermediate stage as well above ground potential. **Level translator:** It is used after the intermediate stage to shift the dc level at the output of the intermediate stage downward to zero volts with respect to the ground. Output stage: The final output stage is usually a push-pull complementary amplifier output stage. The output stage increases the output voltage swing and raises the

current-supplying capability of the op-amp. It also provides low output resistance.

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

Dject Man	<u>le:</u> Linear Integrated Circuits. <u>Subject Code:</u>	.2723	
b)	Draw the circuit of basic differentiator and derive output expression	4M	
Ans	Circuit diagram of Differentiator:	Diagran 2M, Derivat 2M	
	Derivation of output expression : When the input is a positive-going voltage, a current I flows into the capacitor C ₁ , as shown in the figure. Since the current flowing into the op-amp's internal circuit is zero, effectively all of the current "I "flows through the resistor R _f . The output voltage is,		
	$\mathbf{V_{out}} = -\left(\mathbf{I} * \mathbf{Rf}\right)$		
	Here, this output voltage is directly proportional to the rate of change of the input voltage. From the figure, node 'X' is virtually grounded and node 'Y' is also at ground potential i.e.,		
	$\mathbf{V}_{\mathrm{x}} = \mathbf{V}_{\mathrm{y}} = 0$.		
	From the input side, the current I can be given as:		
	$\mathbf{I} = \mathbf{C}_1 \left\{ \mathbf{d}(\mathbf{V}_{in} - \mathbf{V}_{x}) / \mathbf{dt} \right\} = \mathbf{C}_1 \left\{ \mathbf{d}(\mathbf{V}_{in}) / \mathbf{dt} \right\}$		
	From the output side, the current I is given as:		
	$I = -\{(V_{out} - V_x) / R_f\} = -\{V_{out} / R_f\}$		
	Equating the above two equations of current we get:		
	$C_{1}\{d(V_{in})/dt\} = -V_{out}/R_{f}$		
	$\mathbf{V_{out} = -C_1 Rf \{d(Vin) / dt\}}$		
	Above equation indicates that the output is C ₁ Rf times the differentiation of the input voltage. The product C ₁ Rf is called as the RC time constant of the differentiator circuit. The negative sign indicates the output is out of phase by 180° with respect to the input.		
c)	Draw a neat circuit diagram of analog divider using log- antilog amplifiers and explain its operation.	4M	

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION **Model Answer**

Subject Name: Linear Integrated Circuits.

Subject Code:


22423

2M,

n 2M

Diagram

Explanatio



Explanation:

Analog Divider using log antilog amplifiers For Log amplifier :Vo = -
$$\eta$$
 V_T log $\frac{V_{in}}{I_0 R}$

$$V_{o1} = - \eta V_T \log \frac{V_1}{I_0 R}$$

 $V_{o2} = - \eta V_T \log \frac{V_2}{I_0 R}$

$$V_{o3} = (V_{o2} - V_{o1})$$

$$= (-\eta V_{T} \log \frac{V_{2}}{I_{0}R} + \eta V_{T} \log \frac{V_{1}}{I_{0}R})$$

$$= \eta V_{T} (\log \frac{V_{1}}{I_{0}R} - \log \frac{V_{2}}{I_{0}R})$$

$$= \eta V_{T} \log (\frac{V_{1}}{V_{2}})$$

$$= -I_{0} R \text{ antilog} \frac{V_{T} \log (\frac{V_{1}}{V_{2}})}{V_{T}}$$

=
$$\eta V_T \log \left(\frac{V_1}{V_2} \right)$$

$$V_0 = -I_0 R \text{ antilog } \frac{V_T \log \left(\frac{V_T}{V_T}\right)}{\eta V_T}$$

$$V_O = -I_O R \frac{V_1}{V_2}$$

Hence Vo \propto V1/V2

Draw filter circuit for the following response. (Refer Fig.1) d)




Fig. No. 1

Page No: ____/ N

4M



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

Subject Code: 22423

		V _{in}	$ \begin{array}{c cccc} R_1 \\ \hline & & \\ \hline $	741 6 G	Slope = +40 db/decade AF 707 Stop Band Pass band o f _L Frequency	Diagram 2M
.4		Atte	mpt Any THRE	E of the following		12M
a	a)	Com	pare open loop and	d closed loop configu	ıration.	4M
- A	Ans					
		Sr. No	Parameters	Open loop	Closed Loop	parameter 1M each
		1	Feedback	No feedback is used.	Positive or negative feedback is used	
		2	Input resistance	Very high	Depends on the circuit	
		3	Output resistance	Low	Very low	
		4	Bandwidth	Bandwidth is low	Bandwidth is high	
		5	Gain	Voltage gain is very high	Voltage gain is low as compared to open loop	
		6	Application	Comparator ,zero crossing detector	It is used in linear amplifier, oscillator etc	



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

Subject Code:

Ans	R ₁ 0+V _{CC} 3 + V _{EE} 1 4 5	Diagram 2M, Explanati on 2M
	Explanation:	
	 To make output voltage zero, input voltage should be zero, but we get minimum (less) output voltage called output offset voltage due to the presence of input offset at the input side. This input offset voltage is present even when, both the input terminals are grounded. Hence, a technique is used to make output offset voltage zero. This technique is called as offset nulling technique. In this technique, a 10 kΩ potentiometer is connected between the offset null pins of IC74I i.e. pin no. 1 and pin. 5 and the wiper of potentiometer is connected to pin no. 4 (i.eVEE). 	
	The wiper of the potentiometer is varied in such a way that input offset voltage becomes zero.	
	Once input becomes zero, then output offset voltage also becomes zero. Thus, the op-amp is said to be nulled or balanced.	
c)	Design the circuit to get the output voltage. $V_0 = 3V_1 + 2V_2$ where V_1 and V_2 are input voltages.	4M


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION <u>Model Answer</u>

Subject Name: Linear Integrated Circuits.

Subject Code:






(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION <u>Model Answer</u>

Subject Name: Linear Integrated Circuits.

Subject Code:



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subje	ct Nan	ne: Linear Integrated Circuits. Subject Code:	22423	
		During each cycle capacitor, C charges up through both timing resistors, R_1 and R_2 but discharges itself only through resistor, R_2 as the other side of R_2 is connected to the <i>discharge</i> terminal, pin 7.		
		Then the capacitor charges up to $2/3\text{Vcc}$ (the upper comparator limit) which is determined by the $0.693(R_1+R_2)C$ combination and discharges itself down to $1/3\text{Vcc}$ (the lower comparator limit) determined by the $0.693(R_2*C)$ combination.		
		This results in an output waveform whose voltage level is approximately equal to Vcc – 1.5V and whose output "ON" and "OFF" time periods are determined by the capacitor and resistors combinations.		
		The individual times required to complete one charge and discharge cycle of the output is therefore given as:	t	
		$t_1 = 0.693(R_1 + R_2)C \& t_2 = 0.693(R_2 * C)$		
		Where, R is in Ω and C in Farads.		
		When connected as an astable multivibrator, the output from the 555 Oscillator will continue indefinitely charging and discharging between 2/3Vcc and 1/3Vcc until the power supply is removed.		
Q.5		Attempt any TWO of the following:	12M	
Q.5	a)	Attempt any TWO of the following: Draw a circuit diagram of V-I converter of floating load. Derive expression for its output. List any two applications.	12M 6M	
Q.5	a) Ans	Draw a circuit diagram of V-I converter of floating load. Derive expression		on ut

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Na	me: Linear Integrated Circuits. Subject Code:	22423	
	Writing KVL for the input loop,		
	Voltage V_{id} = V_f and I_B = 0 , vi = R_Li_0 = where = i_0 = v_i / R_L		
	From the figure 2.2.1 input voltage Vin is converted into output current of V_{in}/R_L [$V_{in} \rightarrow i_0$]. In other words, input volt appears across R_1 . If R_L is a precision resistor, the output current $(i_0 = V_{in}/R_1)$ will be precisely fixed		
	Applications: 1. Low voltage ac and dc voltmeters 2. Diode match finders 3. LED and Zener diode testers.		
b)	Sketch input and output waveform for 2V peak to peak size wave for Inverting ZCD and active Integrator.	6M	
Ans	V _m OV V _m OV V _m	3M each correct input ar output wavefor	ıd

V_{in}(t)
V_m

0

T/2

T

time(t)

V_o(t)
0

Ty2

T

3T/2

T

time(t)

Fig: (a) ZCD Circuit (b)Input and Output waveforms

Fig. 2.41 Sine wave input and cosine output

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER - 2022 EXAMINATION Model Answer

Sub

Model Answer					
bject Name: Linear Integrated Circuits. Subjec	t Code:	22423			
c) Design second order high pass Butterworth filter with higher cutoff frequency of 1.5 kHz. Draw circuit with component values.		6M			
Ans Given Data! - cut off freq (fL) = 1.5 kHz 50]? - let R= R3 = R		1M for calculat of R	ion		
$c_2 = c_3 = C = 0.1 \text{ LF} \text{ or (any other Value})$ Now $R = \frac{1}{2\pi f_L c} = \frac{1}{2\pi \times 1.5 \times 10^3 \times 0.1 \times 10^6}$	· IME)	1M for calculat of RF	ion		
since $Avf = 1 + \frac{Rf}{R_1} = 1.586$ $\therefore R_F = 0.586 R_1$ $\therefore R_f = 0.586 \times 10 \times 10^3$ $= 5.86 \text{ k}.2$ Hence the designed circuit Component Values are $c_2 = c_3 = 0.1 \text{ MF}$ $R_1 = 10 \text{ k}.2.$ $R_2 = R_3 = 10.61.032.2.$ Designed Circuit:— (4M) $R_1 = 10 \text{ k}.2.$ $R_1 = 10 \text{ k}.2.$ $R_2 = R_3 = 10.61.032.2.$ $R_3 = 10.61.032.2.$ $R_4 = 10.61.032.2.$ $R_5 = 5.86 \text{ k}.2.$ $R_7 = 5.86 \text{ k}.2.$ $R_8 = 10.61.032.2.$		4M for Designe circuit v compon values	vith		
.6 Attempt Any TWO of the following:		12M			
a) Calculate output voltage for open loop non-inverting amplifier. If V	in = 10	6M			

mv dc, also draw input and output waveform and draw circuit diagram.



Ans

b)

Ans

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

	į	
: Linear Integrated Circuits.	Subject Code:	22423
T+vin=10mv		2M for calculation
Vd = Vin = lomv/oc N = &xios Vo = Vd x A Vo = lomv x &xios Vo = + Vsat Vo = + 13V	culation =2M	2M for input output waveforn
DIP >	t vo = +13V	2M for circuit diagram
xplain operation of Instrumentation amplifier in its angles iagram.	with two op-amp with neat	6M
	R ₂ WV O+V _{CC} V ₁ O _V O _V O _V O _V O _V O _V O _V O _V	3M Diagram and 3M Explanat on

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION Model Answer

Subject Name: Linear Integrated Circuits.

Subject Nan	<u>ne:</u> Linear Integrated Circuits. <u>Subject Code:</u>	22423	
c)	Derivation: OF amp A, is in non-Inventing mode, $V_0 = (1 + \frac{R_0}{R_0}) V_2 = (1)$ As $OP - amp A_2$ is a differential amplifier or subtractor $V_0 = V_{01} + V_{01}$ $V_0 = V_{01} + V_{01}$ $V_0 = -\frac{R_0}{R_1} V_2$ Putting equation (1) & (2) we gets $V_0 = -\frac{R_0}{R_1} (1 + \frac{R_0}{R_0}) V_2 + (1 + \frac{R_0}{R_1}) V_1$ Assumings $R_1 = R_1 \cdot R_0 = R_2$ $V_0 = -\frac{R_0}{R_1} (1 + \frac{R_0}{R_2}) V_2 + (1 + \frac{R_0}{R_1}) V_1$ $V_0 = (1 + \frac{R_0}{R_1}) V_2 + (1 + \frac{R_0}{R_1}) V_1$ $V_0 = (1 + \frac{R_0}{R_1}) (V_1 - V_2)$ From the circuit diagram given in Fig. 2, identify the name of the circuit and calculate cut off frequency and pass band gain $R_1 = \frac{R_1}{21 N_0} = \frac{R_1}{2$	6M	
Ans	Given circuit is Second order low pass Butterworth filter	2M for Identifi ion of circuit	cat
		Calcula n of cut	

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

WINTER – 2022 EXAMINATION <u>Model Answer</u>

Subject Name: Linear Integrated Circuits.

Subject Code:

cut off freq. (fo) = $\frac{1}{2 \pi \sqrt{R_2 R_3 C_2 C_3}}$ But since $R_2 = R_3 = R$ and $C_2 = C_3 = C$ $f_0 = \frac{1}{2 \pi RC}$	Passband
$= \frac{1}{2 \pi \times 33 \times 10^{3} \times 0.0047}$ $= 1026.144 \text{ Hz}$	106
Pass hand voltage gain $k=1+\frac{RF}{RI}$ $=1+\frac{20\times10^{3}}{27\times10^{3}}$ $=1+\frac{20}{27}$	The state of the s
= 1.74	