MAHARASHTF (Autonomous) (ISO/IEC - 2700

WINTER – 19EXAMINATION

Subject Name:Digital Technique

Model Answer

Subject Code: 17333

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer					
Q.1	(A)	Attempt any SIX of the f		12Marks			
	(a)	Compare analog system with digital system. (any 4 points)					
	Ans:	Parameter	Analog systems	Digital systems		2M(1/2 each)	
		1. Type of signals processed	Analog signals	Digital signals			
		2. Type of display	Analog meters	Digital displays using LED and LCD.			
		3. Accuracy	Less	More			
		4. Design complexity	Difficult to design	Easier to design			
		5. Memory	No memory	They have Memory			
		6. Storage of information	Not Possible	Possible			
		7. Effect of noise	More	Less			
		8. Versatility	Less	More			
		9. Distortion	More	Less			
	(b)	Perform the following mut $(15)_{10} \times (8)_{10}$	ultiplication in binary n	umber system:		2M	

Ans:	$\frac{1111}{(111000)_{2}} = (120)_{10}$ $\frac{1111}{(111000)_{2}} = (111000)_{10}$ $\frac{1111000}{(1111000)_{2}}$	2M
(c)	Define following characteristics of IC's (i) Propagation delay (ii) Noise immunity	2M
Ans:	 (i) Propagation delay: Propagation delay is the average transition delay time for the signal to Propagate from input to output when the signals change in value. It is expressed in ns. (ii) Noise immunity: The circuit's ability to tolerate noise signals is referred to as noise immunity. It is generally expressed in terms of high level and low level noise margins (expressed in voltage) 	1M each
(d)	Draw logic symbol and truth table of two i/p Ex-NOR gate.	2M
Ans:	$Y = \overline{AB} + AB$ $Y = A \odot B$ TRUTH TABLE: $\overline{A \ B \ Y = A \odot B}$ $\overline{0 \ 0 \ 1}$ $\overline{0 \ 1 \ 0}$ $\overline{1 \ 0 \ 0}$	1M each
(e)	Draw block diagram of 4:1 Mux and give its truth table.	2M
Ans:	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1M each
(f)	How many filp-flop are required to construct following modulus counter	2M

Û

	(i)	56	
	(ii)	83	
	(iii)	99	
	(iv)	10	
Ans:	The Num	ber of flip flops are calculated from the formula: $2 n \ge m$ Where $n= no$ of flip flops	
	and m is	the number of states.	
	i)	56= 6	$\frac{1}{2}$ each
	ii)	83 = 7	
	iii)	99 = 7	
	iv)	10 = 4	
(g)	List any	four applications of A/D converter.	2M
Ans:	1. In a di	gital signal processing system, an ADC is required if the input signal is analog. For	Any
	example,	a fast video ADC is used in TV tuner cards. 8, 10, 12, or 16 bit analog to digital	four
	controller	rs are common in microcontrollers.	Applicat
	2. They a	re also needed in digital storage oscilloscopes.	ions 2M
	3. Analog	g to digital converters are used in music reproduction technology when done using	
	computer	s. In such an application, an ADC is needed when an analog recording is used in	
	order to c	reate the PCM data stream that goes onto a CD or a digital music file.	
	4. ADC	is used in Cell phones	
	5. Comp	uters use analog-to-digital converters in order to convert signals from analog to	
	digital to	analog before transmitting them over telephone lines that carry only analog signals	
	These sig	gnals are then converted back into digital form at the receiving end so that the	
	computer	can interpret the data in digital format.	
	6. ADC is	s used in digital voltmeters	
	7. ADC is	s used in digital oscilloscope	
(h)	Write an	y four Boolean laws used to reduce Boolean Expression.	2M
Ans:	Boolean	laws: $A + 1 = 1$	Any 4
	$\mathbf{A} + 0 = \mathbf{A}$	A	Boolean
	$A \cdot 1 = A$		laws 1/2
	A . $0 = 0$		each
	A + A =	A	
	$A \cdot A = A$	A	
	A+B = B	+A	
	A.B = B.	A	
	(A + B) +	-C = A + (B + C)	
	(A B) C =	= A (B C)	
	A (B + C) = A B + A C	
	A + (B C)	C) = (A + B) (A + C)	

b)	Attempt any TWO of the following:	
(a)	Define the following terms with reference to logic families:	
(a)	(i) Threshold voltage	4141

MAHARASHTF (Autonomous) (ISO/IEC - 2700

			I	uon							
	(iii)	Opera	ting spe	ed							
	(iv)	Logic	voltage	level							
Ans :	(iv) (i) (ii) (ii) (iii) (iii) (iv) (iv)	Logic Threshold required to Power dis the amou Operation of Operation ication of Logic volu- e Logic: A t positive de, If +5 Y ogic 0 = 0V ve Logic: t negative de, If 0V r	voltage d voltage d voltage o make the ssipation nt of pow Power D This pow g speed: on: Speed input and tage leve A Logic of the tw V represe V Or if lo A Logic of the tw epresents	level Thresho te transistor te transistor ver dissipa- tissipation er is in m d of a logid change is d change is l level re- to voltage ents a logic 1 level re- vo voltage s a logic 1	old voltage or ON. ated in an is given b illiwatts. c circuit is n the outp presents a levels rep fic 1 level 5V, logic 0 epresents a e levels rep l level An	is define IC. by $P = V$ s determination but of the the more provided the constant of t	ed as the min cc X Icc ined by the circuit. ositive of the logic 0 lev V represent egative of the a logic 0 lev epresents a	nimum vol time betw ne two vo el. s a logic he two vo vel. logic 0 le	tage that reen ltage levels 0 level Logi ltage levels evel Logic 1	while ic 1 = while = 0V	1M each
	Exampl	le, If $0V r$ = +5V Or	epresents	s a logic 1 1 = +2V	l level An	ıd +5V r +5V	epresents a	logic 0 le	evel Logic 1	= 0V	
(h)	State a	nd nrove	De More	gan's the	orems						4M
Ans	Theore	m1:It stat	e that the	e, complei	ment of a s	sum is ec	qual to prod	uct of its	complement	s.	
Ans :	Theore	m1:It stat	A 0 0 1 1	e, complet B 0 1 0 1	ment of a solution $\overline{\mathbf{A} + \mathbf{B}}$	sum is ec	qual to prod	uct of its of it		s.	
Ans :	Theore	m 1: It stat	A 0 0 1 1	e, complex B 0 1 0 1	ment of a s $\overline{A + B}$ 1 0 0 0 1 HS	sum is ec	qual to prod \overline{B} 1 0 1 0 \overline{B}	A · B	complement	s.	
Ans :	Theore	m 1: It stat	e that the	e, complet B 0 1 0	ment of a s $\overline{\mathbf{A} + \mathbf{B}}$ 1 0 0 0 LHS ement of a	sum is ec	qual to prod \vec{B} 1 0 1 0 \vec{B} 	uct of its of it	complement	s.	2M each
Ans :	Theore	m 1: It stat	e that the	e, complet B 0 1 0 1 he complet	ment of a s $\overline{A + B}$ 1 0 0 0 LHS ement of a \overline{A}	sum is ec	qual to prod \vec{B} 1 0 1 0 $\vec{F} = \vec{A} \cdot \vec{B}$ is equal to $\vec{A} + \vec{B}$	uct of its of A · B	complement	s. nts.	2M each
Ans :	Theore	m 1: It stat	e that the	e, complete B 0 1 0 1 he complete \overline{AB} 1 1	ment of a solution $\overline{A + B}$ \overline	sum is ec A 1 0 0 A product B 1 0	qual to prod $ \frac{\overline{B}}{1} $ 1 0 1 0 + B = A · B is equal to $ \overline{A + B} $ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	uct of its of it	complement	s.	2M each
Ans :	Theore	m 1: It stat	e that the	e, complet B 0 1 0 1 0 1 be complet AB 1 1 1 1 1	ment of a solution $\overline{A + B}$ \overline	sum is economic sum is economic sum is economic subscripts $\overline{\mathbf{A}}$ and $\overline{\mathbf{A}$ and $\overline{\mathbf{A}}$ and $\overline{\mathbf{A}}$ and $\overline{\mathbf{A}}$ and	qual to prod $ \frac{\overline{B}}{1} $ 1 0 1 0 + B = A · B is equal to $ \frac{\overline{A} + \overline{B}}{1} $ 1 0	uct of its of A · B	complement	s.	2M each
Ans :	Theore	m 1: It stat	e that the \overline{A} \overline{O} O	e, complete B 0 1 0 1 he complete \overline{AB} 1 1 1 1 1 1 1 1	ment of a since $\overline{A + B}$ 1 0 0 0 LHS ement of a \overline{A} 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	sum is economic sum is economic sum is economic subscription $\overline{\mathbf{A}}$ and $\overline{\mathbf{A}}$ product $\overline{\mathbf{B}}$ and $\overline{\mathbf{B}$ and $\overline{\mathbf{B}}$ and $\overline{\mathbf{B}$ and $\overline{\mathbf{B}}$ and $\overline{\mathbf{B}}$	qual to prod $ \frac{\overline{B}}{1} $ 1 0 1 0 $ +\overline{B} = \overline{A} \cdot \overline{B} $ is equal to $ \frac{\overline{A} + \overline{B}}{1} $ 1 0 $ \frac{\overline{A} + \overline{B}}{1} $	uct of its of it	complement	s.	2M each
Ans :	Theore	m 1: It stat	e that the A O	e, complet B 0 1 0 1 0 1 be complet AB 1 1 1 0 t LHS	ment of a solution $\overline{A + B}$ 1 0 0 0 LHS ement of a \overline{A} 1 1 0 0 \overline{A} \overline{A}	sum is economic sum is economic sum is economic sum is economic subscripts \overline{A} and \overline{A} and \overline{A} and \overline	qual to prod \vec{B} 1 0 1 0 $\vec{F} = \vec{A} \cdot \vec{B}$ is equal to $\vec{A} + \vec{B}$ 1 1 1 0 RHS	uct of its of it	complement	s.	2M each



(C)	Add (83) ₁₀ and (34) ₁₀ in BCD.	4 M
Ans :	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Conversio n-1M Addition- 1M
	$\Rightarrow (1 + T)_{BCD}$	Final Answer- 2M
Q. 2	Attempt any FOUR of the following:	16 Marks
(a)	Convert (2003.31)10 to hex equivalent.	4M
Ans :	Fractional Part $(.31*16) = 4.96$ MB $(0.96*16) = 15.36(F)$ $(.36*16) = 5.76$ $(.76*16) = 12.16(C)$ LSD	2M fractional part 2M integer part
(b)	Final answer= $(7D3.4F5C)_{16}$ Implement the following expression by minimizing the variable using Universal gate $Y = A\overline{B} + AB + \overline{A}BC + ABC$	4M

MAHARASHTF (Autonomous) (ISO/IEC - 2700) BOARD OF TECHNICAL EDUCATION :tified)

Ans	A+ B+	4 M
:	Y=AtBr > So take do all	
	Anvergentions	
	7 A'BC Y= y= A +BC	
	and Divid Divid	
	- Do T A. BC I = A. BC	
	logte daugrow my would get	
	$= A\overline{B} + AB + \overline{A}BC + ABC$	
	$= A(B + \overline{B}) + BC (A + \overline{A})$	
()	= A + BC	
(c)	Simplify using K map and Realize reduced expression using gates $f(A,B,C,D) = 2m$ (1,3,4,5,7,9,11,13,15)	4 M
Ans	y = 10 (1, 3, 4, 5, 4, 4, 11, 13, 15)	Kmap-
:	35 35 11 12	1M
	20 00 To To To	Pair-1M
	the of the trail rat	Final
	in the total of the	equation-
	co il fit at the Int	2M
	to 2 to 10	
	CP	
	L Y- D+ ABE	
	to a l	
(d)	Draw master slave- JK flip-flop using NAND gates and explain its working.	4M
(u)		
Ans		(2M-
:	and the second s	diagram,1
	city of the state	truthtable
		,1M
	and sand a stars	explainati
	Master slave	on)
	Case Inputs Outputs Remark	
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
	II $\int (1) 0 0 O_n O_n$ No change	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	$V = \prod_{i=1}^{n} (1) = 1 = 1 = \overline{Q}_{in} = Q_{in}^{-1} = Toggle$	



	Truth table	
	Master Slave flip flop, the master directly gets the clock pulse, whereas the slave gets the	
	clock pulse through a NOT gate. Hence even if the output of slave is connected to input of	
	master, the output of slave cannot change as it does not get the clock transition.	
	Case I: Clock=x, J=K=0	
	For clock=1 the master is active, slave in active. As J=K=0.Therefore Output of master i.e. Q1 and $\frac{1}{2}$	
	will not change. Hence the S and R inputs to the slave will remain unchanged.	
	Case II:clock= present ,J=K=0 This condition has been already discussed in case I	
	This condition has been aneady discussed in case 1.	
	Case III:	
	Clock=1: Master active, slave inactive.	
	Output of themasterbecome Q1=0 and Q_1 =1. That means S=0 and P_1 = 1. Classical statements of the statement of the state	
	R=1Clock =0slave active masterinactive Outputs of the slave become $\Omega = 0$ and $\overline{\Omega} = 1$	
	Thus we get a stable output from the MasterSlave.	
	Case VI:	
	Clock =1 master active, slave inactive	
	Outputs of master become Q1=1and $\overline{Q_1}$ =0 i.e. S=1,	
	R=0Clock=0:master inactive slaveactive.	
	Outputs of slave become $Q=1$ and $Q_1=0$.	
	are stabilized to Q=1 and $\overline{Q_1} = 0$	
	Case V:CLK: =, J=1, K=1	
	Clock =1: master will be active, slave inactive.	
	Outputs of master will toggle so S and R also will be inverted. Clock=0: master inactive, slave active	
	• Outputs of the slave willtoggle.	
	These changed outputs are returned back to the master inputs.	
	• But since clock=0,the master is still inactive. So it does not respond to	
	these changed outputs.	
	• This avoids the multiple toggling which leads to the race around	
	condition. Thus the master slave flip flop will avoid the race	
(e)	Draw symbol of D flip-flop and write down its truth table	4M
Ans	Preset	(2M- symbol
•		2M- truth
		table)
	- Litear	

MAHARASHTI (Autonomous) (ISO/IEC - 2700 BOAR) :tified)

		Truth Table:clockInput DnOutput Qn+1100111111(Note: Symbol of D flip flop using any triggering method can be consider.)	
	(f)	Convert following equation to standard SOP form $Y = (A + B\overline{C}) (B + AC)$	4M
	Ans :	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	4M
Q. 3		Attempt any FOUR of the following :	16 Marks
	a)	Design half adder circuit using NOR gates only.	4 M
	Ans :	$A \longrightarrow Half$ $B \longrightarrow Carry$ $A \xrightarrow{A B} Sum Carry$ $0 0 0 0$ $0 1 1 0$ $1 0 1 0$ $1 1 0 1$	Truth Table-1M Kmap- 1M
		K-map simplification for carry and sum For Carry For Sum A B 0 1 0 0 0 1 0 0 1 Carry = AB Sum = $AB + \overline{AB}$ $= A \odot B$	Diagram- 2M







-)	State any four application	ons of DAC	•								4M
Ans : d)	Digital Motor Contr Computer Printers Sound Equipment (o Function Generators Digital Audio (Note: Any other applica Draw logic diagram of 1	rol e.g. CD/N s/Oscillos ations also o	1P3 P cope cope	'layer s consid Write	s, et	.c.))	tab	le.			4M(1M each)
u)	Draw logic diagram of 1		лелет.	winc.	115 11	um	lab	IC.			4M
Ans :				- ¥0 - ¥1 - ¥2 - ¥3 - ¥4 - ¥5 - ¥6		lag Dis <u> </u>	pat 🔸	DI	1:8 EMUX	Outputs V0 V1 V2 V3 V4 V5 V6 V7	logic diagram- 2M
	│			- Y 7	OR			T 82	T T 51 S0		T41-
	Data inp	put Select Inputs			Out	puts					Truin Table 20
	D	5 ₂ 5 ₁ 5	η Υ ₃	Y ₆ Y ₆	Y ₄	Y.	¥, 0	Y1	Y ₄		1 able-2N
	D	0 0 3	0	0 0	0	0	0	D	0		
	D	0 1 0	0	0 0	0	0	D	0	0		
	D	1 0 0	0	0 0	D	0	0	0	0		
	D	1 0 1	0	0 D	0	0	0	0	0		
	D	1 1 0	D	D 0	0	0	0	0	0		
e)	What is race around cor	ndition and	how it	can be	e avo	idec	l? E	xplai	i n.		4 M
Ans	Race around Condition: In		on the	Daga		d a	ondi	tion o	20011r	s when J=K=1 i.e.	
:	 when the FF is in the togg Elimination of Race aroun Race around condition can 1. Master Slave Flip 2. Edge Triggered Fl Master Slave Flip Flop : The Master-Slave Flip Flop : The Master-Slave Flip Flop : slave ".The slave simply : slave is active for another Edge Triggered Flip Flo In edge triggered JK flip f short time. Hence by the t the clock pulse has died d 	n a JK flip f. gle mode. nd Condition n be avoided Flop. lip Flop op is basical guration. Out follows the f c clock perio op : flop, the pos time the cha- lown to zero	ly a co of the master d avoid itive/no . Hence	mbinat se, one The m ding th egative utputs r e the m	tion c acts aster aster cloo return nultip	f tw as th is a e co ck pu bac le to	ro JK ne "n nctivo nditi ulse ck to ggli	C flip mast e for ion is pro- o the i ng ca	-flops er" a 1 closesent inputs innot	s connected nd the other as " ck period and only for a very s of NAND gates , take place. Thus	Race around condition 1M How eliminato 1M Explaina ion-2M
:	when the FF is in the togg Elimination of Race aroun Race around condition can 1. Master Slave Flip 2. Edge Triggered Fl Master Slave Flip Flop : The Master-Slave Flip Flop : The Master-Slave Flip Flop together in a series config slave ".The slave simply : slave is active for another Edge Triggered Flip Flo In edge triggered JK flip f short time. Hence by the t the clock pulse has died d the edge triggering avoids	n a JK flip f. gle mode. nd Condition n be avoided Flop. lip Flop op is basical guration. Out follows the f c clock perio op : flop, the pos time the chai lown to zero <u>s the race are</u>	ly a co of the master d avoi itive/ne nged of . Hence	mbinat se, one The m ding th egative utputs f e the m ondition	tion c acts aster a cloo return ultip n.	of tw as the is a e co ck pu bac le to	o JK ne "i nctive nditi ulse ck to ggli:	C flip mast e for ion is pro- o the i ng ca	-flops er" at 1 clos essent inputs	s connected nd the other as " ck period and only for a very s of NAND gates , take place. Thus	Race around condition 1M How eliminate 1M Explaina ion-2M





• F	ount goes al For construct s number of	counter will have 11 states it w bove 10 ting a MOD-11 counter we req states and N is number of flip	ill count from 0 to 10 and reset when the uire 4 T type Flip flops as $N=2^{M}-1$ Where M flops	
			R Consent Cons	
(b) Com	ipare R-2R	and Weighted Register DAC	· · ·	4M
Ans	SNo	Weighted Resistor DAC	R-2R Ladder Type DAC	Any 4
•	1 2 3	Simple Construction Wide range of resistors are required One resistor per bit	Slightly Complicated Resistors pf two values are required Two resistors per bit	each
	4	number of bits	bits	
(c) Diffe	erentiate be	tween Asynchronous and Sy	nchronous counter.	4 M
(c) Diffe Ans :	erentiate be	Asynchronous and Sy No. Asynchronous Counter In an Asynchronous Counter the output of one Flip Flop acts as the clock Input of the next Flip Flop. 2. 2. Speed is Low 3. 3. Only J K or T Flip Flop can be used to construct Asynchronous Counter 4. Problem of Glitch arises 5. Only serial count either up or down is possible. 6. Settling time is more 7. Also called as serial counter 8. $\overbrace{Cultifies Flop}{Cultifies Flop} \overbrace{cultifies Flop}{$	Synchronous Counter In a Synchronous Counter all the Flip Flop's are Connected to a common clock signal. Speed is High Synchronous Counter can be designed using JK,RS,T and D FlipFlop. Problem of Lockout Random and serial counting is possible. Settling time is less Abso called as Parallel Counter f_{n_1} f_{n_2} f_{n_1} f_{n_2} f_{n_2} f_{n_1} f_{n_2} f_{n_2} f_{n_1} f_{n_2} <td>4M Any 4 point-1M each</td>	4M Any 4 point-1M each

Ans		Memories		Classifica
:	Sequential Memories	Read and Read only write memories (RWM or RAM) (ROM)	Content addressable memories (CAM)	tion-2M
	Registers The basic fuction of me • Sequential Mem • Random Access accessed in any • Read Only Mem read but cannot • Content-address certain very-hig	devices (CCD) emory device is to store data tories are storage devices that Memory is a temporary or vo order .It is a read write memor tory is a permanent or Non-V write on it able memory (CAM) is a spe h-speed searching application	reads stored data in sequence olatile storage device. Data can be ory olatile memory device. We can only cial type of computer memory used in s	Explainat ion-2M
(e)	Compare combination	al logic system and sequent	ial logic system.	4 M
Ans	PARAMETERS	COMBINATIONAL CIRCUIT	SEQUENTIAL CIRCUIT	Any 4
:	Definition	The output at any instant of time depends upon the input present at tha instant of time.	The output at any instance of time depends upon the present input as well as past input and output.	point-1M each
	Need of Memory	No memory element required in the ekt	Memory element required to stored bit	
	Need of clock Examples	E.g. Adders, Subtractors ,Code converters, comparators etc.	E.g. Flip flop, Shift registers, counters etc,	
	Applications	Used to simplify Boolean expressions, k-map , Truth table	Used in counters & registers	
f)	Simplify following equivalent $Z = (\overline{X W} + \overline{V Z}) (X W)$	ation using Boolean algebra $+\overline{VZ}$	a and draw its circuit diagram:	4M
Ans :		$= \frac{\Delta x + x M \dot{A} + x M \pm}{\Delta x + (1 + x M) + x M \pm}$ $= \frac{\Delta x (1 + x M) + x M \pm}{X M \Delta x + x M \Delta + x M \pm}$ $= \frac{X M \Delta x + x M (\Delta + x) + \lambda}{M \Delta x + x M \Delta x + x M + x $	Image: 1 Image: 1	

•	Attempt any FOUR of the following:	16 Marks
(a)	For the logic circuit shown in figure below, what will be the expression for output Y? Identify the basic gates & universal gates used in ckt.	4M
Ans :	$Y = \overline{A} + \overline{AB} + \overline{BC} + \overline{C}$ B asic Gates - OR gole Universal Gate - IM	Final output- 2M Identifica tion of gate-2M
(b)	Draw and explain SISO with truth table and timing diagram.	4M
Ans :	Description -As shown a 4 bit SISO shift register consists of 4 D flip-flop, data is fed from first flip flop to the	Diagram 1M explanati on- 1M,



MAHARASHTI (Autonomous) (ISO/IEC - 2700 BOARD OF TECHNICAL EDUCATION :tified)

Ans :	Te Common anode poet.	Diagram 2M
	 BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output. In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated. A standard 7 segment LED display generally has 8 input connections, one from each LED segment & one that acts as a common terminal or connection for all the internal segments Therefore there are 2 types of display 1. Common Anode Display 2. Common Cathode Display 	explain 1M
	Display 5. As the 74LS47 decoder is designed for driving a common-anode display, a LOW (logic- 0) output will illuminate an LED segment while a HIGH (logic-1) output will turn it "OFF". 6. For normal operation, the LT (Lamp test), BI/RBO (Blanking Input/Ripple Blanking Output) and RBI (Ripple Blanking Input) must all be open or connected to logic-1 (HIGH). Truth Table of BCD to seven segment decoder using IC7447(common Anode)	truth table 1M
e)	Draw D flip flop using (i) SR flip-flop (ii) JK flip-flop	4M
Ans :	e) $D FF$ using $SR FF$ $D FF$ using $JF Jf$ (Rmarks) $C = \frac{1}{R} \frac{R}{R}$ $C = \frac{1}{R} \frac{R}{R}$ $C = \frac{1}{R} \frac{R}{R}$ $R = \frac{1}{R$	2M each
(f)	Convert (6AC) ₁₆ =(?) ₁₀ =(?) ₂	4M



	Ans •	Convert (EAC) = $(7)_{10} = (7)_2$ [H > D embs	2M each
	•	$ \begin{array}{c c} 6 & A & C \\ \hline 16^{2} & 16^{L} & 16^{C} \end{array} $	
		(GAG)16 = (G×162) + (A×164) + (E×16)	
		$= (6 \times 16^{\circ}) + (10 \times 16^{\circ}) + (12 \times 16^{\circ})$ $= 1536 + 160 + 12$	
		$\int (e^{A}C)_{t_{0}} = (1708)_{t_{0}}$	
		$\int -: (GAC)_{16} = (01101010100)_2$	
Q. 6		Attempt any TWO of the following:	16 Marks
	(a)	Find the Boolean expression for logic circuit given below.	8M
	Ans :	9) $\binom{(i)}{(i)} - 4$ marks $\binom{(i)}{(i)} - 4$ marks	
		(i) A $A \cdot \overline{B}$ B $A \cdot \overline{B}$ A $\overline{B} + \overline{A} B$	
		$\boxed{ \cdot \cdot \cdot Y = A\overline{B} + \overline{A}B}$	
		(ii) A DA A	
		B-tDo-B	
		$\overline{\int \overline{A} + \overline{A} + \overline{B}}$	
	(b)	Convert following expression into standard SOP form. (i) \overline{A} +B $\overline{C}\overline{D}$	8M
		$(ii)A\overline{B}C+B\overline{D}$	



MAHARASHTI (Autonomous) (ISO/IEC - 2700

(c)

expression.

tified)

	(i) + marks (ii) + marks
	$T = T + B \in \overline{D}$
	total valiables = $4 (A, B, C, D)$ missing valiables in 1^{51} term = B, C, D missing valiable in 2^{61} term = A
	$= \overline{A} \cdot 1 \cdot 1 \cdot 1 + 1 \cdot B \overline{C} \overline{D} [\underline{C}^*A \cdot 1 = A] (\underline{L}^m a A)$ $= \overline{A} (B + \overline{B}) C (1 + \overline{L}) (D + \overline{D}) + (A + \overline{B}) \cdot B \overline{C} \overline{D} [\underline{C}^*A + \overline{A} = 1]$
	$= (\overline{\Lambda} \overline{B} + \overline{\Lambda} \overline{B}) (c_0 + c_{\overline{D}} + \overline{c} \overline{b} + \overline{c} \overline{b}) + A \overline{B} \overline{c} \overline{D} + \overline{A} \overline{B} \overline{c} \overline{D}$
	$= \overline{ABCD} + $
	$= \overline{A} B C D + \overline{A} B C \overline{D} + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C}$
Ans	= Standard sop form (I mark)
r.	$ \mathcal{D}(6b) \overrightarrow{ii} A\overrightarrow{b}C + B\overrightarrow{0} $
	total variables = 4 (A, B, C, D)
	Missing variables in 1 st term = D missing variables in 2 nd term = A, C
	$= A \overline{B} C \cdot 1 + 1 \cdot 1 \cdot B \overline{D} [A \cdot 1 = A]^{(1) \operatorname{rank}}$
	= $A\overline{B}C[D+\overline{D}] + (A+\overline{A})B(c+\overline{C}) \cdot \overline{D}$ [: AfA=1]
	$= A\overline{B}CD + A\overline{B}C\overline{D} + (AB + \overline{A}B)(C\overline{D} + \overline{C}\overline{B})(C\overline{D} + \overline{C})(C\overline{D} + \overline{C})(CD$
	$= A\overline{B}CD + A\overline{B}C\overline{D} + A\overline{B}C\overline{D} + A\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$
	ABEDT ABED
	= Standard sop form

Draw the circuit diagram of 3 bit R-2R ladder DAC. Obtain its output voltage

8M

BOARD OF TECHNICAL EDUCATION

MAHARASHTF (Autonomous) (ISO/IEC - 2700

