



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q.N.	Answer	Marking Scheme
1.	a) (i)	<b>Attempt any <u>SIX</u> of the following:</b> <b>State the functions of temporary registers of 8085 microprocessor.</b>	12 2M
	Ans.	Temp Register (8 bits) is also called as operand register as it is used by $\mu p$ for storing one of the operands during an operation and also for storing the result of any execution temporary.	<i>Correct function</i> 2M
	(ii)	<b>State the functions of following pins of 8085</b> 1) SOD 2) HLDA	2M
	Ans.	1) SOD: Serial Output data SOD pin is used to transmit data serially from accumulator to the external devices connected to the pin. 2) HLDA: Microprocessor generates HLDA signal to acknowledge requesting device after HOLD signal.	<i>Each correct function</i> 1M
	(iii)	<b>Define pipelining.</b>	2M
	Ans.	<b>Pipelining:</b> Process of fetching the next instruction while the current instruction is executing is called pipelining which will reduce the execution time.	<i>Correct definition</i> 2M



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

<b>(iv)</b> <b>Ans.</b>	<p><b>State the use of OF and DF flags of 8086 microprocessor.</b></p> <p><b>Overflow Flag:</b> This flag is set if an overflow occurs, i.e. if the result of a signed operation is large enough to be accommodated in destination register.</p> <p><b>Direction Flag:</b> It selects either increment or decrement mode for DI &amp;/or SI register during string instructions.</p>	<b>2M</b>  <i>Each correct use 1M</i>												
<b>(v)</b> <b>Ans.</b>	<p><b>Differentiate between SHL and ROL instructions of 8086. (two points).</b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Sr. No.</th> <th style="width: 45%;">SHL</th> <th style="width: 45%;">ROL</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>Shift operand bits Left, Put zero in LSB(S)</td> <td>Rotate left byte or word</td> </tr> <tr> <td style="text-align: center;">2</td> <td><b>Syntax:</b> SHL destination, count</td> <td><b>Syntax :</b> ROL Destination, count</td> </tr> <tr> <td style="text-align: center;">3</td> <td> <p><b>Example:</b></p> <pre>SHL BL, 01 If BL = 79H then CF 0 1 1 1 1 0 0 1   ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓   0 1 1 1 1 0 0 1 0 ← 0 inserted</pre> </td> <td> <p><b>Example :</b></p> <p>CF=0 BL=1011 1010 ROL BL, 1 ; Rotate all bits in BL left by one bit position. CF=1 BL=0111 0101</p> </td> </tr> </tbody> </table>	Sr. No.	SHL	ROL	1	Shift operand bits Left, Put zero in LSB(S)	Rotate left byte or word	2	<b>Syntax:</b> SHL destination, count	<b>Syntax :</b> ROL Destination, count	3	<p><b>Example:</b></p> <pre>SHL BL, 01 If BL = 79H then CF 0 1 1 1 1 0 0 1   ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓   0 1 1 1 1 0 0 1 0 ← 0 inserted</pre>	<p><b>Example :</b></p> <p>CF=0 BL=1011 1010 ROL BL, 1 ; Rotate all bits in BL left by one bit position. CF=1 BL=0111 0101</p>	<b>2M</b>  <i>Any 2 correct points 1M each</i>
Sr. No.	SHL	ROL												
1	Shift operand bits Left, Put zero in LSB(S)	Rotate left byte or word												
2	<b>Syntax:</b> SHL destination, count	<b>Syntax :</b> ROL Destination, count												
3	<p><b>Example:</b></p> <pre>SHL BL, 01 If BL = 79H then CF 0 1 1 1 1 0 0 1   ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓   0 1 1 1 1 0 0 1 0 ← 0 inserted</pre>	<p><b>Example :</b></p> <p>CF=0 BL=1011 1010 ROL BL, 1 ; Rotate all bits in BL left by one bit position. CF=1 BL=0111 0101</p>												
<b>(vi)</b> <b>Ans.</b>	<p><b>Enlist any four addressing modes of 8086 microprocessor.</b></p> <p>Addressing modes of 8086 :</p> <ol style="list-style-type: none"> <li>1. Immediate</li> <li>2. Direct</li> <li>3. Register</li> <li>4. Register indirect</li> <li>5. Indexed</li> <li>6. Register relative</li> <li>7. Based indexed</li> <li>8. Relative based indexed</li> <li>9. Implied</li> </ol>	<b>2M</b>  <i>Any 4 modes 1/2M each</i>												
<b>(vii)</b> <b>Ans.</b>	<p><b>Write an algorithm to subtract two 16 bit numbers (With borrow) in 8086 microprocessor.</b></p> <p><i>(Note: Any other logic shall be considered)</i></p>	<b>2M</b>												



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<b>Algorithm for 16 bit numbers subtraction with borrow:</b> 1. Load 0000H into CX register (for borrow) 2. Load the first number into AX(accumulator) 3. Load the second number into BX register 4. Subtract BX with Accumulator AX using SUB instruction 5. Jump to 7 ,if no borrow 6. Increment CX by 1 7. Move data from AX(accumulator) to memory 8. Move data from CX register to memory 9. Stop	<i>Correct algorithm 2M</i>
	(viii) Ans.	<b>Give the syntax for defining Macro.</b> <b>Syntax:</b> Macro_name MACRO[arg1,arg2,.....argN) ..... Endm	2M <i>Correct syntax 2M</i>
1.	b) (i) Ans.	<b>Attempt any <u>TWO</u> of the following:</b> <b>Write an algorithm and draw the flowchart to find sum of series of numbers.</b> <i>(Note: Any other logic shall be considered)</i> <b>Algorithm to find sum of series of numbers:</b> 1. Initialize data segment 2. Initialize byte counter and memory pointer to read number from array. 3. Initialize sum variable to 0 4. sum=sum+number from array 5. If sum> 8 bit then goto step 6 else step 7 6. Increment MSB result counter 7. Increment memory pointer 8. Decrement byte counter 9. If byte counter=0 then step 10 else step 4 10. Stop	8 4M <i>Algorithm 2M</i>



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<pre>graph TD     Start([Start]) --&gt; Init[Initialize byte counter in CX and memory pointer in SI to read numbers from array Initialize SUM = 0]     Init --&gt; Sum[SUM = SUM + Number from Array]     Sum --&gt; Check8bit{Is Result &gt; 8 bit?}     Check8bit -- N --&gt; Sum     Check8bit -- Y --&gt; IncMSB[Increment MSB Counter]     IncMSB --&gt; IncDec[Increment memory pointer by One Decrement byte counter by One]     IncDec --&gt; CheckByte{Is Byte Counter = 0?}     CheckByte -- Y --&gt; Stop([Stop])     CheckByte -- N --&gt; Sum</pre>	<p><i>Flowchart 2M</i></p>
<p>(ii)</p> <p>Ans.</p>	<p><b>Explain the following assembler directives.</b></p> <ol style="list-style-type: none"><li>1) DB</li><li>2) DUP</li><li>3) EQU</li><li>4) ENDS.</li></ol> <p><b>1) DB (Define Byte or Data Byte):</b> This is used to define a byte type variable. The range of values : 0 – 255 for unsigned numbers -128 to 127 for signed numbers This can be used to define a single byte or multiple bytes  Ex: NUM DB? ; Allocate one memory location</p> <p><b>2) DUP (Duplicate memory location):</b> This directive can be used to generate multiple bytes or words with known as well as un-initialized values. E.g TABLE DW 100 DUP(0) ; Create array of 100 words all contains data 0</p>	<p>4M</p> <p><i>Each 1M</i></p>



**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		<p><b>3) EQU (Equate to):</b>          The EQU directive is used to declare the micro symbols to which some constant value is assigned. Micro assembler will replace every occurrence of the symbol in a program by its value.  <b>Syntax:        Symbol_name EQU expression</b>  <b>Example:      CORRECTION_FACTOR EQU 100</b></p> <p><b>4) ENDS:</b>          This directive informs the assembler the end of the segment          The directives SEGMENT, ENDS are always enclosed in data, code, stack and extra segments.</p>	
(iii)	<p><b>Describe re-entrant procedure with the help of schematic diagram.</b></p> <p><b>Ans. Re-entrant Procedures:</b></p> <ul style="list-style-type: none"> <li>• A procedure is said to be re-entrant, if it can be interrupted, used and re-entered without losing or writing over anything.</li> <li>• To be a re-entrant, Procedure must first push all the flags and registers used in the procedure. It should also use only registers or stack to pass parameters.</li> <li>• In some situation it may happen that procedure1 is called from main program, procedure2 is called from procedure1 is again called from procedure2. In this situation program execution flow reenters in the procedure1. These types of procedures are called reentrant procedures.</li> </ul>	<p style="text-align: center;"><b>4M</b></p> <p style="text-align: right;"><i>Descript ion 2M</i></p>	
			<p><i>Diagram 2M</i></p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

2.	a) <b>Ans.</b>	<b>Attempt any <u>FOUR</u> of the following:</b> <b>Describe the functions of stack pointer and program counter of 8085.</b> <b>Stack pointer:</b> <ol style="list-style-type: none"><li>1. It is a 16 bit register which is used to store the address of topmost filled memory location of stack memory.</li><li>2. SP always points current top of stack.</li><li>3. If data is stored in stack memory, the content of stack pointer is auto-decremented by two and if data is picked out from stack memory, the content of SP is auto-incremented by two.</li></ol> <b>Program counter:</b> <ol style="list-style-type: none"><li>1. It maintains sequential execution of program written in memory.</li><li>2. The PC stores the address of the next instruction which is going to execute.</li><li>3. Since program counter stores the address of memory and in 8085 the address of memory is 16 bit. Hence program counter is 16 bit register.</li></ol>	16 4M  <i>Any two functions 2M each</i>
	b) <b>Ans.</b>	<b>Enlist the features of 8085 microprocessor. (eight points).</b> <b>Features of 8085 microprocessor:</b> <ol style="list-style-type: none"><li>1. 16 address line so <math>2^{16}=64</math> Kbytes of memory can be addressed.</li><li>2. Operating clock frequency is 3MHz and minimum clock frequency is 500 KHz.</li><li>3. On chip bus controller.</li><li>4. Provide 74 instructions with five addressing modes.</li><li>5. 8085 is 8 bit microprocessor.</li><li>6. Provides 5 level hardware interrupts and 8 software interrupts.</li><li>7. It can generate 8 bit I/O address so <math>2^8=256</math> input and 256 output ports can be accessed.</li><li>8. Requires a single +5 volt supply</li><li>9. Requires 2 phase, 50% duty cycle TTL clock</li><li>10. Provide 2 serial I/O lines, so peripheral can be interfaced with 8085 <math>\mu</math>p</li></ol>	4M  <i>Any eight features 1/2M each</i>
	c) <b>Ans.</b>	<b>Define memory segmentation. How memory segmentation is achieved in 8086? State advantages of memory segmentation.</b> <b>Memory Segmentation:</b> The memory in an 8086 microprocessor is organized as a segmented memory. The physical memory is divided into 4 segments namely, - Data segment, Code Segment, Stack Segment and Extra Segment.	4M  <i>Definition 1M</i>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<p><b>Description:</b></p> <ul style="list-style-type: none"><li>• Data segment is used to hold data, Code segment for the executable program, Extra segment also holds data specifically in strings and stack segment is used to store stack data.</li><li>• Each segment is 64Kbytes &amp; addressed by one segment register. i.e CS,DS,ES or SS</li><li>• The 16 bit segment register holds the starting address of the segment</li><li>• The offset address to this segment address is specified as a 16-bit displacement (offset) between 0000 to FFFFH.</li><li>• Since the memory size of 8086 is 1Mbytes, total 16 segments are possible with each having 64Kbytes.</li></ul> <p><b>Advantages of segmentation:</b></p> <ol style="list-style-type: none"><li>1) With the use of segmentation the instruction and data is never overlapped.</li><li>2) The major advantage of segmentation is Dynamic relocatability of program which means that a program can easily be transferred from one code memory segment to another code memory segment without changing the effective address.</li><li>3) Segmentation can be used in multi-user time shared system.</li><li>4) Segmentation allows two processes to share data.</li><li>5) Segmentation allows you to extend the addressability of a processor i.e., address up to 1MB although the actual addresses to be handled are of 16 bit size.</li><li>6) Programs and data can be stored separately from each other in segmentation.</li></ol>	<p><i>Explanation 2M</i></p> <p><i>Any 2 advantages 1/2M each</i></p>
<p>d) Ans.</p>	<p><b>Draw typical 8086 minimum mode configuration and explain function of any two signals used in minimum mode.</b></p>	<p><b>4M</b></p>



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431




Diagram  
2M

**MN/MX**

- This pin indicates operating mode of 8086, minimum or maximum.
- When this pin connected to
  - 1) **V<sub>CC</sub>**, the processor operates in **minimum** mode,
  - 2) **ground**, processor operates in **maximum** mode.

**INTA (Interrupt acknowledge)**

- It is active low output signal.
- When processor receive INTR signal, processor complete current machine cycle, and acknowledge interrupt by generating this signal.

**ALE(Address Latch Enable)**

- It is active high, pulse issued by processor during T1 state of bus cycle to indicate availability of valid address on AD0-AD15.
- This pin is connected to latch enable pin of latch 8282 or

Any 2  
signals  
1M each





WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<p>74LS373.</p> <p><b><math>\overline{DEN}</math> (Data enable)</b></p> <ul style="list-style-type: none"><li>• It is an active low signal, issued by processor during middle of T2 until middle of T4, to indicate availability of valid data over AD0-AD15.</li><li>• This signal is used to enable transreceivers (bi-directional buffers) 8286 or 74LS245 to separate data from multiplexed address/data signal.</li></ul> <p><b>DT/ <math>\overline{R}</math></b></p> <ul style="list-style-type: none"><li>• This output signal used to decide the direction of data flow through transreceivers (bi-directional buffers) 8286 or 74LS245</li><li>• When processor sends data out, this signal is high, when processor receives data, this signal is low.</li></ul> <p><b>M/ <math>\overline{IO}</math></b></p> <ul style="list-style-type: none"><li>• This signal is issued by processor to distinguish memory access from I/O access.</li><li>• When this signal high memory is accessed and when this signal is low, an I/O device is accessed</li><li>•</li></ul> <p><b><math>\overline{WR}</math></b></p> <ul style="list-style-type: none"><li>• It is an active low signal used to write data to memory or I/O device depending on status of M/<math>\overline{IO}</math>.</li></ul> <p><b>HLDA:</b></p> <ul style="list-style-type: none"><li>• This is an active high output signal generated by processor after receiving HOLD signal.</li></ul> <p><b>HOLD:</b></p> <ul style="list-style-type: none"><li>• When another master device needs the use of the address, data, control bus, it sends a HOLD request to the processor through this line.</li></ul> <p>It is an active high input signal.</p>	
e)	<p><b>State the functions of the following pins of 8086.</b></p> <p>(i) <math>\overline{MN}/\overline{MX}</math></p> <p>(ii) NMI</p> <p>(iii) INTR</p> <p>(iv) <math>\overline{LOCK}</math></p>	4M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<b>Ans.</b>	<p><b>(i) <math>\overline{MN}/\overline{MX}</math>:</b> This signal indicates operating mode of 8086, minimum or maximum. When this pin connected to</p> <ol style="list-style-type: none"><li>1) Vcc, the processor operates in minimum mode,</li><li>2) Ground, processor operates in maximum mode.</li></ol> <p><b>(ii) NMI:</b> An edge triggered signal on this pin causes 8086 to interrupt the program it is executing and execute Interrupt service Procedure corresponding to Type-2 interrupt. NMI is Non-maskable by software</p> <p><b>(iii) INTR (Interrupt Request):</b> This is a level triggered interrupt request input Checked during last clock cycle of each instruction to determine the availability of request. If any interrupt request is occurred, the processor enters the interrupt acknowledge cycle.</p> <p><b>(iv) <math>\overline{LOCK}</math>:</b> Prevent other processor to take the control of shared resources. Lock the bus attached to lock pin of device while a multicycle instruction completes. The lock prefix this allows a microprocessor to make sure that another processor does not take control of system bus while it is in the middle of a critical instruction.</p>	<p><i>Each correct function 1M</i></p>
	<b>f)</b> <b>Ans.</b>	<p><b>Enlist the instruction formats used in 8086. Describe any one of them.</b></p> <p><b>Instruction formats of 8086:</b></p> <ol style="list-style-type: none"><li>1) One byte Instruction</li><li>2) Register to Register</li><li>3) Register to/from memory with no displacement</li><li>4) Register to/from Memory with Displacement</li><li>5) Immediate operand to register.</li><li>6) Immediate operand to memory with 16-bit displacement</li></ol> <p><b>1) One byte Instruction:</b> This format is only one byte long and may have the implied data or register operands. The least significant 3 bits of the opcode are used for specifying the register operand, if any. Otherwise, all the eight bits form an opcode and the operands are implied.</p>	<p><b>4M</b></p> <p><i>List 2M</i></p> <p><i>Description of any one 2M</i></p>




**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

**2) Register to Register:** This format is 2 bytes long. The first byte of the code specifies the operation code and the width of the operand specifies by  $w$  bit. The second byte of the opcode shows the register operands and  $R/M$  field.




**3) Register to/from memory with no displacement:** This format is also 2 bytes long and similar to the register to register format except for the MOD field.




**4) Register to/from Memory with Displacement :**

This type of instruction format contains one or two additional bytes for displacement along with 2-byte the format of the register to/from memory without displacement.



**5) Immediate operand to register**

In this format, the first byte as well as the 3 bits from the second byte which are used for  $REG$  field in case of register to register format are used for opcode. It also contains one or two bytes of immediate data.



**6) Immediate operand to memory with 16-bit displacement:** This type of instruction format requires 5 to 6 bytes for coding. The first two bytes contain the information regarding OP CODE, MOD and R/M fields. The remaining 4 bytes contain 2 bytes of displacement




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<p>and 2 bytes of data.</p>  <p>The diagram illustrates the 8086 instruction format. It shows a sequence of fields: OP CODE (bits D7-D0), MOD (bits D7-D6), OP-CODE (bits D5-D4), R/M (bits D3-D2), Lower Byte of Disp. (bits D7-D0), Higher Byte of Disp. (bits D7-D0), Lower Byte of DATA (bits D7-D0), and Higher Byte of DATA (bits D7-D0).</p>	
3.	<p>a)</p> <p><b>Ans.</b></p>	<p><b>Attempt any <u>FOUR</u> of the following:</b> <b>Describe the concept of pipelining in 8086.</b> <i>(Note: Only Explanation OR explanation with diagram shall also be considered).</i></p> <p>Concept of pipelining in 8086.</p> <ul style="list-style-type: none"><li>• Process of fetching the next instruction while the current instruction is executing is called pipelining. This reduces the execution time.</li><li>• In 8086, pipelining is implemented by providing 6 byte queue in BIU.</li><li>• The BIU can be fetching instructions bytes while the EU is decoding an instruction or executing an instruction which does not require use of the buses.</li><li>• So, while executing first instruction in a queue, processor decodes second instruction and fetches 3rd instruction from the memory.</li><li>• In this way, 8086 performs fetch, decode and execute operation in parallel i.e. in single clock cycle and it is called pipelining.</li><li>• This avoids the waiting time for execution unit to receive other instruction. And increases the speed of operation.</li></ul> <p><b>Concept of pipelining through diagram: 3 instructions</b> are executed in <b>5 clock cycles</b> through pipelining as shown below <b>Diagram:</b></p>	<p>16 4M</p> <p><i>Correct explanation 4M</i></p>



**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

<p><b>b)</b> <b>Ans.</b></p>	<p><b>Differentiate between minimum and maximum mode of 8086. (four points).</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 5%;">Sr. No.</th> <th style="width: 45%;">Minimum Mode</th> <th style="width: 45%;">Maximum mode</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>MN/<math>\overline{MX}</math> pin is connected to Vcc. i.e. MN/<math>\overline{MX}</math> = 1.</td> <td>MN/<math>\overline{MX}</math> pin is connected to ground. i.e. MN/<math>\overline{MX}</math> = 0.</td> </tr> <tr> <td>2</td> <td>Control system <math>\overline{M/\overline{IO}}</math>, <math>\overline{RD}</math>, <math>\overline{WR}</math> is available on 8086 directly.</td> <td>Control system <math>\overline{M/\overline{IO}}</math>, <math>\overline{RD}</math>, <math>\overline{WR}</math> is not available directly in 8086.</td> </tr> <tr> <td>3</td> <td>Single processor in the minimum mode system.</td> <td>Multiprocessor configuration in maximum mode system.</td> </tr> <tr> <td>4</td> <td>In this mode, no separate bus controller is required.</td> <td>Separate bus controller (8288) is required in maximum mode.</td> </tr> <tr> <td>5</td> <td>Control signals such as <math>\overline{I\overline{OR}}</math>, <math>\overline{I\overline{OW}}</math>, <math>\overline{MEMW}</math>, <math>\overline{MEMR}</math> can be generated using control signals <math>\overline{M/\overline{IO}}</math>, <math>\overline{RD}</math>, <math>\overline{WR}</math> which are available on 8086 directly.</td> <td>Control signals such as <math>\overline{MRDC}</math>, <math>\overline{MWTC}</math>, <math>\overline{AMWC}</math>, <math>\overline{I\overline{ORC}}</math>, <math>\overline{I\overline{OWC}}</math>, and <math>\overline{AI\overline{OWC}}</math> are generated by bus controller 8288.</td> </tr> <tr> <td>6</td> <td>ALE, <math>\overline{DEN}</math>, <math>\overline{DT/\overline{R}}</math> and <math>\overline{INTA}</math> signals are directly available.</td> <td>ALE, <math>\overline{DEN}</math>, <math>\overline{DT/\overline{R}}</math> and <math>\overline{INTA}</math> signals are not directly available and are generated</td> </tr> </tbody> </table>		Sr. No.	Minimum Mode	Maximum mode	1	MN/ $\overline{MX}$ pin is connected to Vcc. i.e. MN/ $\overline{MX}$ = 1.	MN/ $\overline{MX}$ pin is connected to ground. i.e. MN/ $\overline{MX}$ = 0.	2	Control system $\overline{M/\overline{IO}}$ , $\overline{RD}$ , $\overline{WR}$ is available on 8086 directly.	Control system $\overline{M/\overline{IO}}$ , $\overline{RD}$ , $\overline{WR}$ is not available directly in 8086.	3	Single processor in the minimum mode system.	Multiprocessor configuration in maximum mode system.	4	In this mode, no separate bus controller is required.	Separate bus controller (8288) is required in maximum mode.	5	Control signals such as $\overline{I\overline{OR}}$ , $\overline{I\overline{OW}}$ , $\overline{MEMW}$ , $\overline{MEMR}$ can be generated using control signals $\overline{M/\overline{IO}}$ , $\overline{RD}$ , $\overline{WR}$ which are available on 8086 directly.	Control signals such as $\overline{MRDC}$ , $\overline{MWTC}$ , $\overline{AMWC}$ , $\overline{I\overline{ORC}}$ , $\overline{I\overline{OWC}}$ , and $\overline{AI\overline{OWC}}$ are generated by bus controller 8288.	6	ALE, $\overline{DEN}$ , $\overline{DT/\overline{R}}$ and $\overline{INTA}$ signals are directly available.	ALE, $\overline{DEN}$ , $\overline{DT/\overline{R}}$ and $\overline{INTA}$ signals are not directly available and are generated	<p><b>4M</b></p> <p><i>Any four points 1M each</i></p>
Sr. No.	Minimum Mode	Maximum mode																						
1	MN/ $\overline{MX}$ pin is connected to Vcc. i.e. MN/ $\overline{MX}$ = 1.	MN/ $\overline{MX}$ pin is connected to ground. i.e. MN/ $\overline{MX}$ = 0.																						
2	Control system $\overline{M/\overline{IO}}$ , $\overline{RD}$ , $\overline{WR}$ is available on 8086 directly.	Control system $\overline{M/\overline{IO}}$ , $\overline{RD}$ , $\overline{WR}$ is not available directly in 8086.																						
3	Single processor in the minimum mode system.	Multiprocessor configuration in maximum mode system.																						
4	In this mode, no separate bus controller is required.	Separate bus controller (8288) is required in maximum mode.																						
5	Control signals such as $\overline{I\overline{OR}}$ , $\overline{I\overline{OW}}$ , $\overline{MEMW}$ , $\overline{MEMR}$ can be generated using control signals $\overline{M/\overline{IO}}$ , $\overline{RD}$ , $\overline{WR}$ which are available on 8086 directly.	Control signals such as $\overline{MRDC}$ , $\overline{MWTC}$ , $\overline{AMWC}$ , $\overline{I\overline{ORC}}$ , $\overline{I\overline{OWC}}$ , and $\overline{AI\overline{OWC}}$ are generated by bus controller 8288.																						
6	ALE, $\overline{DEN}$ , $\overline{DT/\overline{R}}$ and $\overline{INTA}$ signals are directly available.	ALE, $\overline{DEN}$ , $\overline{DT/\overline{R}}$ and $\overline{INTA}$ signals are not directly available and are generated																						



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

				by bus controller 8288.																
	7	HOLD and HLDA signals are available to interface another master in system such as DMA controller.		$\overline{RQ}$ / $\overline{GTQ}$ and $\overline{RQ/GT1}$ signals are available to interface another master in system such as DMA controller and coprocessor 8087.																
	8	Status of the instruction queue is not available.		Status of the instruction queue is available on pins $QS_0$ and $QS_1$ .																
	c)	<b>Differentiate RCL and RCR instructions on the basis of</b> (i) Syntax (ii) Operation (iii) Example (iv) Status of carry flag. <i>(Note: Any other example with any other register shall also be considered).</i>			<b>4M</b>															
	Ans.	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Factor</th> <th style="width: 35%;">RCL</th> <th style="width: 35%;">RCR</th> </tr> </thead> <tbody> <tr> <td><b>Syntax</b></td> <td>RCL Register/Memorylocation , Count</td> <td>RCR Register/memorylocation, Count</td> </tr> <tr> <td><b>Operation</b></td> <td>Rotate contents of the register bitwise to the Left 'Count' number of times through carry.</td> <td>Rotate contents of the register bitwise to the Right 'Count' number of times through carry.</td> </tr> <tr> <td><b>Example</b></td> <td>RCL BL, 01</td> <td>MOV CL,03 RCR BL,CL</td> </tr> <tr> <td><b>Status of Carry Flag</b></td> <td>Carry flag will contain the contents of Most Significant Bit (MSB) of the register obtained from the last shift.</td> <td>Carry flag will contain the contents of Least Significant Bit (LSB) of the register obtained from the last shift.</td> </tr> </tbody> </table>			Factor	RCL	RCR	<b>Syntax</b>	RCL Register/Memorylocation , Count	RCR Register/memorylocation, Count	<b>Operation</b>	Rotate contents of the register bitwise to the Left 'Count' number of times through carry.	Rotate contents of the register bitwise to the Right 'Count' number of times through carry.	<b>Example</b>	RCL BL, 01	MOV CL,03 RCR BL,CL	<b>Status of Carry Flag</b>	Carry flag will contain the contents of Most Significant Bit (MSB) of the register obtained from the last shift.	Carry flag will contain the contents of Least Significant Bit (LSB) of the register obtained from the last shift.	<i>Each difference 1M</i>
Factor	RCL	RCR																		
<b>Syntax</b>	RCL Register/Memorylocation , Count	RCR Register/memorylocation, Count																		
<b>Operation</b>	Rotate contents of the register bitwise to the Left 'Count' number of times through carry.	Rotate contents of the register bitwise to the Right 'Count' number of times through carry.																		
<b>Example</b>	RCL BL, 01	MOV CL,03 RCR BL,CL																		
<b>Status of Carry Flag</b>	Carry flag will contain the contents of Most Significant Bit (MSB) of the register obtained from the last shift.	Carry flag will contain the contents of Least Significant Bit (LSB) of the register obtained from the last shift.																		
	d)	<b>Analyze the content of AL register and status of carry and auxiliary carry flag after the execution of following instructions.</b>			<b>4M</b>															



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
 (Autonomous)  
 (ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

<b>Ans.</b>	<p><b>MOV AL, 34H</b>  <b>ADD AL, 12H</b>  <b>DAA</b></p> <p>Given Instructions,          MOV AL,34H          ADD AL,12H          DAA</p> <p>After the instructions,          AL = 34 + 12 = 46H          Carry Flag = 0, since no carry generated.          Auxiliary carry Flag = 0 Since no carry generated from D3 to D4 bit.</p>	<p><i>Result</i> <b>1M</b></p> <p><i>Status of flags with reason</i> <b>3M</b></p>				
<p>e) <b>Ans.</b></p>	<p><b>Describe the concept of physical address generation on 8086. If CS = 4312H and IP=5387 H. Calculate physical address.</b>  <b>Concept of physical address generation in 8086:</b></p> <p><b>Formation of a physical address:</b> - Segment registers carry 16 bit data, which is also known as base address. BIU attaches 0 as LSB of the base address. So now this address becomes 20- bit address. Any base/pointer or index register carry 16 bit offset. Offset address is added into 20-bit base address which finally forms 20 bit physical address of memory location.</p> <div style="text-align: center; margin: 10px 0;"> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <tr> <td style="padding: 5px;">Segment Register (16 bit)</td> <td style="padding: 5px; width: 50px;">0 H</td> </tr> </table> <div style="margin: 5px 0;"> <div style="text-align: center;">+</div> <div style="text-align: center;">↓</div> </div> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <tr> <td style="padding: 5px;">Offset Value (16bit)</td> </tr> </table> <div style="text-align: center; margin: 5px 0;">↓</div> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <tr> <td style="padding: 5px;">Physical Address (20 bit)</td> </tr> </table> </div> <p>Given, CS = 4312H and IP = 5387H  <b>Appending 4 zero's to CS register,</b></p> <pre style="font-family: monospace; margin: 5px 0;"> 4 3 1 2 0 + 5 3 8 7 ----- 4 8 4 A 7 H ----- <b>Physical Address = 484A7 H.</b> </pre>	Segment Register (16 bit)	0 H	Offset Value (16bit)	Physical Address (20 bit)	<p><b>4M</b></p> <p><i>Concept</i> <b>2M</b></p> <p><i>Calculation</i> <b>2M</b></p>
Segment Register (16 bit)	0 H					
Offset Value (16bit)						
Physical Address (20 bit)						



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<p>f)</p> <p><b>Ans.</b></p>	<p>Write an 8086 assembly language program to find smaller of two 8 bit numbers. (Note: Any other logic shall be considered).</p> <pre>DATA SEGMENT     A DB 23H     B DB 78H     SMA DB ? DATA ENDS CODE SEGMENT ASSUME CS: CODE, DS: DATA START :   MOV AX, DATA           MOV DS, AX           MOV AL, A           MOV BL, B           CMP AL, BL           JC SKIP           MOV SMA, B           JMP EXIT SKIP: MOV SMA, A EXIT: MOV AH,4CH       INT 21H CODE ENDS END START</pre>	<p>4M</p> <p><i>Correct program 4M</i></p>
4.	<p>a)</p> <p><b>Ans.</b></p>	<p>Attempt any <b>FOUR</b> of the following: State the functions of AAA and AAS instructions of 8086 with example of each.</p> <p><b>AAA Instruction:</b> Syntax :-- AAA</p> <ul style="list-style-type: none"><li>This instruction is used to convert the result in AL after the addition of ASCII operands to decimal.</li><li>Example :-- MOV AH,00H MOV AL,'5' ; AL ← 35 ADD AL,'7' ; AL ← 6Ch ← 35+37 AAA ; AX ← 0102H</li></ul> <p><b>AAS Instruction :</b> Syntax :-- AAS</p> <ul style="list-style-type: none"><li>This instruction is used to convert the result in AL after the</li></ul>	<p>16 4M</p> <p><i>Each Instruction: Function 1M</i></p> <p><i>Each example 1M</i></p>





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<p>subtraction of ASCII operands to decimal.</p> <ul style="list-style-type: none"><li>• If after AAS instruction, the number in the register AH is 00, the result is positive and ASCII code of the result is present in AL.</li><li>• If after AAS instruction the number in register AH is FFH, then it indicates the result is negative in 10s complement form.</li><li>• Example :-- MOV AH,00H MOV AL,'8' ; AL ← 38 SUB AL,'2' ; AL ← 06h ← 38-32 AAS ;AL ← 06H</li></ul>	
	<p>b)</p> <p>Ans.</p>	<p><b>Identify the addressing modes of following 8086 instructions.</b></p> <p>(i) MOV Bx, 0354H (ii) ADD AL, [Bx+04] (iii) MOV Ax, [Bx+SI] (iv) MOV Ax, [Bx+SI+04].</p> <p>(i) MOV Bx, 0354H: Answer: <b>Immediate Addressing Mode</b></p> <p>(ii) ADD AL, [Bx+04]: Answer: <b>Relative Based Addressing Mode/Base addressing mode with displacement.</b></p> <p>(iii) MOV Ax, [Bx+SI]: Answer: <b>Based Indexed Addressing Mode</b></p> <p>(iv) MOV Ax, [Bx+SI+04]: Answer: <b>Relative Based Indexed Addressing Mode/ Based Indexed addressing mode with displacement.</b></p>	<p>4M</p> <p><i>Each correct answer 1M</i></p>
	<p>c)</p> <p>Ans.</p>	<p><b>Write an 8086 assembly language program to find two's complement of 16 bit number.</b> (Note: Any other logic shall be considered) <b>Program for finding 2's complement:</b></p> <pre>DATA SEGMENT A DW 1234H C DW ? DATA ENDS CODE SEGMENT ASSUME CS:CODE, DS:DATA START:  MOV AX, DATA         MOV DS, AX         MOV AX, A</pre>	<p>4M</p> <p><i>Correct program 4M</i></p>



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
 (Autonomous)  
 (ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		<pre> NOT AX INC AX MOV C, AX MOV AH, 4CH INT 21H  CODE ENDS END START           </pre>	
	<p><b>d)</b></p> <p><b>Ans.</b></p>	<p><b>Write an 8086 assembly language program to count number of 1's in 8 bit number</b>  <i>(Note: Any other logic shall be considered)</i></p> <p><b>Program for finding number of 1's :</b></p> <pre> DATA SEGMENT A DB 34H C DB 0H DATA ENDS CODE SEGMENT ASSUME DS:DATA, CS:CODE START:  MOV AX, DATA         MOV DS, AX         MOV AL, A         MOV CL, 08H         NEXT:SHR AL, 01H         JNC SKIP         INC C         SKIP: LOOP NEXT         MOV AH,4CH         INT 21H  CODE ENDS END START           </pre>	<p><b>4M</b></p> <p><i>Correct program 4M</i></p>
	<p><b>e)</b></p> <p><b>Ans.</b></p>	<p><b>Write an 8086 assembly language programme to find length of a string.</b>  <i>(Note: Any other logic shall be considered)</i></p> <p><b>Program for finding length of a string:</b></p> <pre> DATA SEGMENT S DB 'MSBTES' L DB 0H DATA ENDS CODE SEGMENT ASSUME CS:CODE, DS:DATA           </pre>	<p><b>4M</b></p> <p><i>Correct program 4M</i></p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<pre>START:  MOV AX, DATA         MOV DS,AX         MOV SI, OFFSET S UP:     MOV AL,[SI]         CMP AL, '\$'         JZ EXIT         INC L         INC SI         JMP UP EXIT:   MOV AH, 4CH         INT 21H  CODE ENDS END START</pre>	
f)	<p><b>Describe with suitable example how a parameter is passed in register in 8086 assembly language procedure.</b></p>		4M
Ans.	<p><b>Parameter passing in Procedure:</b></p> <ul style="list-style-type: none"><li>• Procedures may require input data or constants for their execution.</li><li>• Their data or constants may be passed to the procedure by the main program or some procedures may access the readily available data of constants available in memory.</li><li>• The parameter can be passed through the register as given in the following example.</li><li>• Here, registers AX and BX are passed to the procedure, where their contents are added.</li><li>• When the procedure is called using CALL instruction, the instructions in the procedure are executed.</li><li>• The registers AX and BX are added.</li><li>• Thus the data from the main program are used by the procedure using registers.</li></ul>	<p><i>Description 2M</i></p>	
		<pre>CODE SEGMENT START: MOV AX, 5555H       MOV BX, 7272H       :       :       CALL PROC1       :       :</pre>	<p><i>Example 2M</i></p>



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
 (Autonomous)  
 (ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		<b>PROCEDURE PROC1</b> : : ADD AX,BX : : RET <b>PROC1 ENDP</b> CODE ENDS END START	
<b>5.</b>	<p>a)</p> <p><b>Ans.</b></p>	<p><b>Attempt any <u>FOUR</u> of the following:</b>  <b>State two instructions each for arithmetic multiplication and division with example.</b></p> <p><b>Instruction to perform multiplication:</b></p> <ul style="list-style-type: none"> <li>• <b>MUL</b> – Used to multiply unsigned byte by byte/word by word.            Example:  <pre style="margin-left: 40px;">MOV AL, 200 ; AL = 0C8h MOV BL, 4 MUL BL ; AX = 0320h (800) RET</pre> </li> <li>• <b>IMUL</b> – Used to multiply signed byte by byte/word by word.            Example:  <pre style="margin-left: 40px;">MOV AL, -2 MOV BL, -4 IMUL BL ; AX = 8 RET</pre> </li> <li>• <b>AAM</b> – Used to adjust ASCII codes after multiplication.            Example:  <pre style="margin-left: 40px;">MOV AL, 15 ; AL = 0Fh AAM ; AH = 01, AL = 05 RET</pre> </li> </ul> <p><b>Instructions to perform division</b></p> <ul style="list-style-type: none"> <li>• <b>DIV</b> – Used to divide the unsigned word by byte or unsigned double word by word.            Example:  <pre style="margin-left: 40px;">MOV AX, 203 ; AX = 00CBh MOV BL, 4 DIV BL ; AL = 50 (32h), AH = 3 RET</pre> </li> <li>• <b>IDIV</b> – Used to divide the signed word by byte or signed double word</li> </ul>	<p><b>16</b> <b>4M</b></p> <p style="font-style: italic;"><b>Any two instructions of multiplication 1M and Example 1M</b></p> <p style="font-style: italic;"><b>Any two instructions of division 1M and Example 1M</b></p>



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
**(Autonomous)**  
**(ISO/IEC - 27001 - 2005 Certified)**

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		<p>by word.          Example:</p> <pre style="margin-left: 40px;">MOV AX, -203 ; AX = 0FF35h MOV BL, 4 IDIV BL ; AL = -50 (0CEh), AH = -3 (0FDh) RET</pre> <ul style="list-style-type: none"> <li>• <b>AAD</b> – Used to adjust ASCII codes after division.</li> </ul> <p>Example:</p> <pre style="margin-left: 40px;">MOV AX, 0105h ; AH = 01, AL = 05 AAD ; AH = 00, AL = 0Fh (15) RET</pre>	
<b>b)</b>	<b>Ans.</b>	<p><b>Write an 8086 assembly language program to arrange five 8 bit numbers in ascending order.</b>  <i>(Note: Any other logic may be used)</i></p> <pre style="margin-left: 40px;">Data segment                ; start of data segment     Array db 15h,05h,08h,78h,56h Data ends                    ; end of data segment Code segment                  ; start of code segment Start: assume cs: code, ds: data     mov dx, data              ; initialize data segment     mov ds, dx     mov bl,05h                ; initialize pass counter to read                                 numbers from array step1:    mov si,offset array  ; initialize memory                                 pointer to read number                                 ; initialize byte counter step:    mov cl,04h     mov al,[si]     cmp al,[si+1]             ; compare two numbers     jc  down                  ; if number &lt; next no. Then go to down     xchg al,[si+1]            ; interchange numbers     xchg al,[si] Down :    add si,1             ; increment                                 memory pointer to point next     loop step                 ; decrement byte counter                                 if count is ? 0 then step     dec bl                    ; decrement pass counter                                 if ? 0 then step1</pre>	<p><b>4M</b></p> <p><i>Correct program 4M</i></p>



**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		jnz step1 Code ends End start																																																			
c)	<b>Write an 8086 assembly language program to add two BCD numbers.</b> <i>(Note: Program without carry can also be considered)</i>	<b>4M</b>																																																			
Ans.	<div style="border: 1px solid gray; padding: 10px; background-color: #f0f0f0; margin-bottom: 10px;"> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: right;">Input Data</td> <td style="text-align: center;">⇒</td> <td style="border: 1px solid black; padding: 5px;">35</td> <td style="border: 1px solid black; padding: 5px;">72</td> </tr> <tr> <td style="text-align: right;">Memory Address(offset)</td> <td style="text-align: center;">⇒</td> <td style="border: 1px solid black; padding: 5px;">500</td> <td style="border: 1px solid black; padding: 5px;">501</td> </tr> <tr> <td colspan="4" style="text-align: center; padding: 5px;">↓ carry</td> </tr> <tr> <td style="text-align: right;">Output Data</td> <td style="text-align: center;">⇒</td> <td style="border: 1px solid black; padding: 5px;">07</td> <td style="border: 1px solid black; padding: 5px;">01</td> </tr> <tr> <td style="text-align: right;">Memory Address(offset)</td> <td style="text-align: center;">⇒</td> <td style="border: 1px solid black; padding: 5px;">600</td> <td style="border: 1px solid black; padding: 5px;">601</td> </tr> </table> </div> <p><b>Program –</b></p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 20%;">MEMORY ADDRESS</th> <th style="width: 30%;">MNEMONICS</th> <th style="width: 50%;">COMMENT</th> </tr> </thead> <tbody> <tr> <td>400</td> <td>MOV AL, [500]</td> <td>AL&lt;-[500]</td> </tr> <tr> <td>404</td> <td>MOV BL, [501]</td> <td>BL&lt;-[501]</td> </tr> <tr> <td>408</td> <td>ADD AL, BL</td> <td>AL&lt;-AL+BL</td> </tr> <tr> <td>40A</td> <td>DAA</td> <td>DECIMAL ADJUST AL</td> </tr> <tr> <td>40B</td> <td>MOV [600], AL</td> <td>AL-&gt;[600]</td> </tr> <tr> <td>40F</td> <td>MOV AL, 00</td> <td>AL&lt;-00</td> </tr> <tr> <td>411</td> <td>ADC AL, AL</td> <td>AL&lt;-AL+AL+cy(prev)</td> </tr> <tr> <td>413</td> <td>MOV [601], AL</td> <td>AL-&gt;[601]</td> </tr> <tr> <td>417</td> <td>HLT</td> <td>END</td> </tr> </tbody> </table> <p style="text-align: center; margin-top: 10px;"><b>OR</b></p>	Input Data	⇒	35	72	Memory Address(offset)	⇒	500	501	↓ carry				Output Data	⇒	07	01	Memory Address(offset)	⇒	600	601	MEMORY ADDRESS	MNEMONICS	COMMENT	400	MOV AL, [500]	AL<-[500]	404	MOV BL, [501]	BL<-[501]	408	ADD AL, BL	AL<-AL+BL	40A	DAA	DECIMAL ADJUST AL	40B	MOV [600], AL	AL->[600]	40F	MOV AL, 00	AL<-00	411	ADC AL, AL	AL<-AL+AL+cy(prev)	413	MOV [601], AL	AL->[601]	417	HLT	END	<p style="text-align: right;"><i>Correct program</i> <b>4M</b></p>	
Input Data	⇒	35	72																																																		
Memory Address(offset)	⇒	500	501																																																		
↓ carry																																																					
Output Data	⇒	07	01																																																		
Memory Address(offset)	⇒	600	601																																																		
MEMORY ADDRESS	MNEMONICS	COMMENT																																																			
400	MOV AL, [500]	AL<-[500]																																																			
404	MOV BL, [501]	BL<-[501]																																																			
408	ADD AL, BL	AL<-AL+BL																																																			
40A	DAA	DECIMAL ADJUST AL																																																			
40B	MOV [600], AL	AL->[600]																																																			
40F	MOV AL, 00	AL<-00																																																			
411	ADC AL, AL	AL<-AL+AL+cy(prev)																																																			
413	MOV [601], AL	AL->[601]																																																			
417	HLT	END																																																			



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
 (Autonomous)  
 (ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

	<pre> ASSUME CS: CODE , DS:DATA DATA SEGMENT     OP1 EQU 92H     OP2 EQU 52H     RESULT DB 02 DUP(00) DATA ENDS CODE SEGMENT START:     MOV AX,DATA     MOV DS,AX     MOV BL,OP1     XOR AL,AL     MOV AL,OP2     ADD AL,BL     DAA     MOV RESULT ,AL     JNC MSBO     INC [RESULT+1] MSBO:     MOV AH,4CH     INT 21H CODE ENDS END START         </pre>																	
<p><b>d)</b>  <b>Ans.</b></p>	<p><b>Write an 8086 assembly language program to multiply two 16 bit unsigned numbers.</b></p> <div style="text-align: center;"> <p style="text-align: center;"> <span style="color: red;">BX</span>                      <span style="color: red;">AX</span>  <span style="color: green;">Input Data</span> ⇒ <table border="1" style="display: inline-table; text-align: center;"><tr><td>07</td><td>08</td><td>04</td><td>03</td></tr></table>  <span style="color: green;">Memory Address</span> ⇒ <table border="1" style="display: inline-table; text-align: center;"><tr><td>3003</td><td>3002</td><td>3001</td><td>3000</td></tr></table> </p> <p style="text-align: center;"> <span style="color: red;">Multiplicand</span>  <span style="color: green;">Output Data</span> ⇒ <table border="1" style="display: inline-table; text-align: center;"><tr><td>00</td><td>1C</td><td>35</td><td>18</td></tr></table>  <span style="color: green;">Memory Address</span> ⇒ <table border="1" style="display: inline-table; text-align: center;"><tr><td>3007</td><td>3006</td><td>3005</td><td>3004</td></tr></table> </p> </div>	07	08	04	03	3003	3002	3001	3000	00	1C	35	18	3007	3006	3005	3004	<p align="center"><b>4M</b></p> <p align="center"><i>Correct program</i> <b>4M</b></p>
07	08	04	03															
3003	3002	3001	3000															
00	1C	35	18															
3007	3006	3005	3004															



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

MNEMONICS	OPERANDS	COMMENT
MOV	AX, [3000]	[AX] <- [3000]
MOV	BX, [3002]	[BX] <- [3002]
MUL	BX	[AX] <- [AX] *
MOV	[3004], AX	[3004] <- AX
MOV	AX, DX	[AX] <- [DX]
MOV	[3006], AX	[3006] <- AX
HLT		Stop

e)  
Ans.

**Describe MACRO with suitable example.**  
**Macro:**

- Small sequence of the codes of the same pattern are repeated frequently at different places which perform the same operation on the different data of same data type, such repeated code can be written separately called as Macro.
- When assembler encounters a Macro name later in the source code, the block of code associated with the Macro name is substituted or expanded at the point of call, known as macro expansion.
- Macro called as open subroutine.

**Syntax:**

```
Macro_nameMACRO [arg1,arg2,.....argN)  
.....  
endMacro
```

**Example:**

```
MyMacro MACRO p1, p2, p3 ; macro definition with arguments  
MOV AX, p1
```

4M

*Description 2M*





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
 (Autonomous)  
 (ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		<pre> MOV BX, p2 MOV CX, p3 ENDM ;indicates end of macro.  data segment  data ends  code segment assume cs:code,ds:data start: mov ax,data mov ds,ax MyMacro 1, 2, 3 ; macro call MyMacro 4, 5, DX mov ah,4ch int 21h code ends end start           </pre> <p style="text-align: center;"><b>OR</b></p> <p style="text-align: center;"><b>(Any Same Type of Example can be considered)</b></p>	<p><i>Example</i> <i>2M</i></p>
	<p><b>f)</b> <b>Ans.</b></p>	<p><b>State the function of CALL and RET with suitable example.</b></p> <p><b>CALL :</b>  <b>Functions of CALL:</b></p> <ol style="list-style-type: none"> <li><b>1. CALL</b> pushes the <b>return</b> address onto the stack and</li> <li><b>2. Transfers</b> control to a procedure.</li> </ol> <p style="text-align: center;"><b>OR</b></p> <p>The <b>CALL instruction</b> is used whenever we need to make a call to some procedure or a subprogram. Whenever a <b>CALL</b> is made, the following process takes place inside the microprocessor:          The address of the next instruction that exists in the caller program (after the program CALL instruction) is stored in the stack.</p> <ul style="list-style-type: none"> <li>• The instruction queue is emptied for accommodating the instructions of the procedure.</li> <li>• Then, the contents of the instruction pointer (IP) is changed with</li> </ul>	<p style="text-align: center;"><b>4M</b></p> <p style="text-align: center;"><i>Two function s of CALL and RET 1M each</i></p> <p style="text-align: center;"><i>Example 1M each</i></p>



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<p>the address of the first instruction of the procedure.</p> <ul style="list-style-type: none"><li>• The subsequent instructions of the procedure are stored in the instruction queue for execution.</li></ul> <p><i>Example:</i></p> <pre>ORG 100h          ; for COM file. CALL p1 ADD AX, 1  RET              ; return to OS.  p1  PROC         ; procedure declaration.     MOV AX, 1234h     RET          ; return to caller. p1  ENDP</pre> <p><b>RET :</b> <b>Functions of RET:</b></p> <ol style="list-style-type: none"><li>1. <b>RET</b> pops the <b>return</b> address off the stack and</li><li>2. Returns control to <b>that</b> location.</li></ol> <p style="text-align: center;"><b>OR</b></p> <p>The <b>RET instruction</b> stands for return. This instruction is used at the end of the procedures or the subprograms. This instruction transfers the execution to the caller program. Whenever the <b>RET instruction</b> is called, the following process takes place inside the microprocessor:</p> <ul style="list-style-type: none"><li>• The address of the next instruction in the mainline program which was previously stored inside the stack is now again fetched and is placed inside the instruction pointer (IP).</li><li>• The instruction queue will now again be filled with the subsequent instructions of the mainline program.</li></ul> <p><i>Example:</i></p> <pre>ORG 100h          ; for COM file. CALL p1 ADD AX, 1  RET              ; return to OS.  p1  PROC         ; procedure declaration.</pre>	
--	---	--



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
 (Autonomous)  
 (ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2019 EXAMINATION**  
**MODEL ANSWER**

**Subject: Microprocessor and Programming**

**Subject Code: 17431**

		<pre>MOV AX, 1234h RET      ; return to caller. p1      ENDP</pre>	
6.	<p>a)</p> <p><b>Ans.</b></p>	<p><b>Attempt any <u>TWO</u> of the following:</b></p> <p><b>Draw the functional block diagram of 8086 and describe the functions of any two segment registers.</b></p>	<p><b>16</b> <b>8M</b></p>
		<p style="text-align: center;">8086 internal architecture</p>	<p><i>Diagram</i> <b>4M</b></p>




WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

OR



**Functional block diagram of 8086**

The 8086 has four special segment registers: cs, ds, es, and ss. These stand for Code Segment, Data Segment, Extra Segment, and Stack Segment, respectively. These registers are all 16 bits wide. They deal with selecting blocks (segments) of main memory.

A segment register (e.g., cs) points at the beginning of a segment in memory.

Segments of memory on the 8086 can be no larger than 65,536 bytes long. This infamous “64K segment limitation” has disturbed many a programmer. We’ll see some problems with this 64K limitation, and some solutions to those problems, later.

1. **CS**-The CS register points at the segment containing the currently executing machine instructions. Note that, despite the 64K segment limitation, 8086 programs can be longer than 64K. You simply need multiple code segments in memory. Since you can change the value of the cs register, you can switch to a new code segment when you want to execute the code located there.

2. **DS**-The data segment register, DS, generally points at global variables for the program. Again, you’re limited to 65,536 bytes of

*Descripti  
on of  
Any two  
Segment  
register  
2M each*



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<p>data in the data segment; but you can always change the value of the ds register to access additional data in other segments.</p> <p>3. <b>ES</b>-The extra segment register, ES, is exactly that – an extra segment register. 8086 programs often use this segment register to gain access to segments when it is difficult or impossible to modify the other segment registers.</p> <p>4. <b>SS</b>-The SS register points at the segment containing the 8086 stack. The stack is where the 8086 stores important machine state information, subroutine return addresses, procedure parameters, and local variables. In general, you do not modify the stack segment register because too many things in the system depend upon it.</p>	
	<p>b)</p> <p>Ans.</p>	<p><b>Write an 8086 assembly language program to compare two strings using</b></p> <p><b>(i) String instructions</b></p> <p><b>(ii) Without using string instructions.</b></p> <p><b>i) ALP With string Instruction</b></p> <pre>section .text global _start ;must be declared for using gcc  _start: ;tell linker entry point     mov esi, s1     mov edi, s2     mov ecx, len2     cld     repecmpsb     jecxz equal ;jump when ecx is zero  ;If not equal then the following code     mov eax, 4     mov ebx, 1     mov ecx, msg_neq     mov edx, len_neq     int 80h     jmp exit  equal:     mov eax, 4</pre>	<p>8M</p> <p><i>Relevant Correct program with string instructi on 4M</i></p>



WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<pre>mov ebx, 1 mov ecx, msg_eq mov edx, len_eq int 80h  exit: mov eax, 1 mov ebx, 0 int 80h  section .data s1 db 'Hello, world!',0           ;our first string len1 equ \$-s1  s2 db 'Hello, there!', 0         ;our second string len2 equ \$-s2  msg_eqdb 'Strings are equal!', 0xa len_eqequ \$-msg_eq  msg_neqdb 'Strings are not equal!' len_neqequ \$-msg_neq</pre> <p><b>ii) ALP Without using string instruction.</b></p> <pre>INCLUDE io.h  Cr EQU 0ah Lf EQU 0dh  <b>data SEGMENT</b> p_str1 DB Cr, Lf, 'Enter 1st string: ',0 p_str2 DB Cr, Lf, 'Enter 2nd string: ',0 p_not1 DB Cr, Lf, 'The strings are not same because of different lengths',0 p_not2 DB Cr, Lf, 'The strings are not same because of different characters',0 p_same DB Cr, Lf, 'The strings are the same',0 str1 DB 100 DUP (?)</pre>	<p><i>Relevant Correct program without string instructi on 4M</i></p>
--	--	--	---



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<pre>str2 DB 100 DUP (?) data ENDS code SEGMENT     ASSUME cs:code, ds:data start:  mov ax, data         mov ds, ax           ;input str1         output p_str1         inputs str1, 100         mov bx, cx          ;input str2         output p_str2         inputs str2, 100    ;compare lengths         cmp bx, cx         jne l_not1         ;if different length jump          ;initialize         lea si, str1         lea di, str2       ;iterate to compare characters nxt_chk: mov al, [si]      ;copy the two bytes in ax         mov ah, [di]         cmp al, ah         ;compare the two bytes         jne l_not2         ;if not (ah==al)         incsi              ;increment the two bytes         inc di         dec cx             ;decrement the count(string length)         jzl_same          ;if count=0 the strings are same         jmpnxt_chk        ;else jump to check next byte  l_not1:  output p_not1         jmp quit l_not2:  output p_not2         jmp quit l_same:  output p_same  quit:mov al, 00h         mov ah, 4ch         int 21h  code ENDS END start</pre>	
--	---	--



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

	<p>c) (i) Ans.</p>	<p><b>Define recursive procedure and enlist the directives used in procedure.</b></p> <p><b>Recursive procedure :</b> A recursive procedure is a procedure which calls itself. Recursive procedures are used to work with complex data structure called trees. If the procedure is called with N (recursion depth) = 3. Then the n is decremented by one after each procedure is called until n = 0. Fig shows the flow diagram and pseudo-code for recursive procedure. Procedure directives are: i) PROC ii) ENDP</p> <p>i. <b>PROC directive:</b> The PROC directive is used to identify the start of a procedure. The PROC directive follows a name given to the procedure. After that the term FAR and NEAR is used to specify the type of the procedure.</p> <p>ii. <b>ENDP Directive:</b> This directive is used along with the name of the procedure to indicate the end of a procedure to the assembler. The PROC and ENDP directive are used to bracket a procedure.</p>	<p>4M</p> <p><i>Definitio n 2M</i></p> <p><i>Enlist 2M</i></p>
	<p>c) (ii) Ans.</p>	<p><b>Write a procedure to find the factorial of a number.</b></p> <p><b>DATA SEGMENT</b> NUM DB 04H <b>DATA ENDS</b></p> <p><b>CODE SEGMENT</b> <b>START: ASSUME CS:CODE, DS:DATA</b> MOV AX,DATA MOV DS,AX <b>CALL FACTORIAL</b> MOV AH,4CH INT 21H</p> <p><b>PROC FACTORIAL</b> MOV BL,NUM ; TAKE No IN BL REGISTER MOV CL,BL ;TAKE CL AS COUNTER</p>	<p>4M</p> <p><i>Correct program 4M</i></p>





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2019 EXAMINATION  
MODEL ANSWER

Subject: Microprocessor and Programming

Subject Code: 17431

		<pre>DEC CL          ;DECREMENT CL BY 1 MOV AL,BL UP: DEC BL      ;DECREMENT BL TO GET N- 1 MUL BL         ;MULTIPLY CONTENT OF N BY N-1 DEC CL         ;DECREMENT COUNTER JNZ UP         ;REPEAT TILL ZERO RET       FACTORIAL ENDP CODE ENDS END START</pre>	
--	--	--	--