

# WINTER – 2018 EXAMINATION **MODEL ANSWER**

#### **Subject: Advanced Microprocessor**

**Subject Code:** 

#### **Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q.N.		Answer		Marking Scheme
1.	a) Ans.	-	ot any five of the following. guish between Hardware Inter	rupt and Software Interrupt.	20 4M
		Sr. No.	Hardware Interrupt	Software Interrupt	
		1.	Used to handle asynchronous events.	Used to handle synchronous events	
		2.	Requested by external device.	Requested by microprocessor itself through program.	Any four
		3.	After execution of these interrupts PC is not incremented.	After execution of these interrupts PC is incremented.	points 1M each
		4.	Some hardware interrupts are maskable.	All software interrupts are non-maskable.	
		5.	Lower priority than software interrupts.	Higher priority than hardware interrupts.	
		6.	Improves throughput of the	Does not improve	



# WINTER – 2018 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor

	system.	throughput	
		of the system.	
	7. Affect interrupt control logic		
		control	
		logic.	
	8. Microprocessor executes	Microprocessor does not	
	interrupt acknowledge cycle	executes interrupt	
	to acknowledge this	acknowledge cycle to	
	interrupt.	acknowledge this interrupt	
		and only normal machine	
		cycle is executed.	
		eyele is executed.	
<b>b</b> )	List any eight features of 80386 pro	cessor	4M
Ans.	The salient features of 80386 are as		
1115	1. It is a 132 PGA(pin grid array) w		
	bus and 32 bits address bus.	in 52 bits non manipiezed data	
	2. It works in 3 modes: real, prote	ted and virtual 8086 mode (V-	
	86).	and virtual 6000 mode (v	
	3. It can address total $2^{32}$ i.e., 4GB p	hysical memory with the help of	
	its 32 bits address lines.	hysical memory with the help of	Any
	4. The integrated memory manag	ement unit in 80386 supports	eight
	segmentation and paging of mem		features
	5. It supports the interface of 8038'	•	$\frac{1/2}{M}$
	the complex floating point arithm	1 1	each
	6. It supports 64TB virtual memory.	ene operations.	each
	7. It has an integrated memory man	agament unit which supports the	
	virtual memory and four levels of		
	8. It has an on chip clock divider cir	-	
	1	•	
	9. It has BIST (built in self-test) fe one half of the 80386 processo		
	1	when RESET and BUST are	
	active.	ide the breelmoint trans on eads	
	10. It has breakpoint registers to prov		
	(instructions) execution or data ad		
	11. It supports instruction pipelinin	ig with the help of 16 bytes	
	instruction prefetch queue.	1., ., , , , .	
	12. It has eight, 32 bit General Purpo		
	and address at the time of program		
	13. It has 8 debug registers DR0-D	(/ tor hardware debugging and	



### WINTER – 2018 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

0		
	<ul> <li>control.</li> <li>14. It has a 32 bit E-flag register.</li> <li>15. It supports the dynamic bus sizing by which the 80386 can be interfaced to 16 bits devices effectively. And also supports the 8bits, 16 bits and 32 bits operands.</li> <li>16. It operates on 20 MHz and 33 MHz frequency.</li> </ul>	
c) Ans.	<ul> <li>Explain the basic features of RISC processor.</li> <li>RISC, or Reduced Instruction Set Computer is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions, rather than a more specialized set of instructions often found in other types of architectures.</li> <li>1. Simple instruction set: in a RISC machine, the instruction set contains simple basic instructions, from which more complex instructions can be composed. These instructions with less latency are preferred.</li> <li>2. Same length instructions: each instruction is of same length, so that it may be fetched in a single operation. The traditional microprocessors from intel or Motorola support variable length instructions.</li> <li>3. Single machine cycle instruction: Most instructions complete in one machine cycle, which allows the processor to handle several instruction, which is due to optimization of each instruction on the CPU and massive pipelining embedded in a RISC processor.</li> <li>4. Pipelining: usually massive pipelining is embedded in a RISC processor.</li> <li>5. Very few addressing modes and formats: unlike the CISC processors, where the number of addressing modes are very high. In RISC processors the addressing modes are much less and it supports few formats.</li> <li>6. Large number of registers: the RISC design philosophy generally</li> </ul>	4M Any four features 1M for each
	<ul> <li>incorporates a larger number of registers to prevent in large amounts of interactions with memory.</li> <li>7. Micro-coding is not required: Unlike in CISC machines, in RISC architecture, instruction micro-coding is not required. This is because of the availability of a set of simple instructions and simple instructions may be easily built into the hardware.</li> <li>8. Load and Store architecture: the RISC architecture is primarily a</li> </ul>	



# MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

# (ISO/IEC - 27001 - 2005 Certified)

#### WINTER – 2018 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

-		
	Load and Store architecture, implying that all the memory accesses	
	takes place using Load and Store type operations.	
<b>d</b> )	Enlist any eight salient features of Pentium processor.	4M
Ans.	Features of Pentium processor:	
	1. It is based on net burst micro architecture.	
	2. Superscalar architecture	
	3. Dynamic branch prediction	
	4. Pipelined Floating-Point Unit	Any
	5. Separate code and data caches	eight
	6. 64-bit data bus	features
	7. Address parity	of
	8. Support for Intel MMX technology	Pentium
	9. Dual power supplies—separate VCC2 (core) and VCC3 (I/O).	processo
	10. On chip APIC (Advanced Programmable Interrupt Controller).	$r^{1/2}M$
	11. 3.3v operation.	each
	12. Pentium address of a higher clock speed of 66MHZ	
	13. The cache structure has two caches one 815x8 cache is designed	
	as an instruction cache & the other 815x8 is data cache.	
	14. The Build InSelf Test (BIST) allows the Pentium to be tested	
	when power is first applied to the system. A BIST power up reset	
	activates IUIT & then deactivate the reset pin.	
	15. The paging unit allows 4M byte pages. This is accomplished by	
	using the page directory to address 1024 pages that each contains	
	4M byte of memory.	
<b>e</b> )	Describe any four DOS Interrupts.	<b>4</b> M
Ans.	INT21	
	1) 3CH : to create file	
	Registers to be used before calling the function using INT 21H:	
	CX=File Attribute DS: DX - full file path (zero terminated) – an	
	ASCIIZ String file descriptor;	Descript
	a start variable in data segment loaded to DX	ion of
	Syntax: mov ah,3Ch; function 3Ch - create a file	any four
	int 21h; transfer to DOS	DOS
		interrupt
	2) 3DH: to open file	s 1M
	This function opens the indicated file	each
	Registers to be used before calling the function using INT 21H:	



Subject: Adva	Subject: Advanced Microprocessor       Subject Code:       176		
	<ul> <li>DS: DX - an ASCIIZ String file descriptor</li> <li>AL=Access Code and sharing modes are as follows</li> <li>00H- Open for reading mode</li> <li>01H- open for writing mode</li> <li>02H - open for read/write mode</li> <li><i>Syntax</i>: mov ah,3Dh; function 3Dh - open the file</li> <li>int 21h; transfer to DOS</li> <li>3) 3EH: to close the file</li> <li>This function closes the indicated file</li> <li>Registers to be used before calling the function using INT 21H :</li> </ul>		
	BX = file handle Syntax: mov ah, 3Eh; function 3Eh - close a file int 21h; transfer to DOS		
	<ul> <li>4) 3FH: to read the file This function reads up to CX bytes from the Indicated file into the specified memory buffer. On successful return, the AX Register contains the number of bytes actually read. Registers to be used before calling the function using INT 21H: BX = file handle CX = number of bytes to read DS:DX -&gt; buffer for data Syntax: mov ah,3Fh; function 3Fh – read the file int 21h; transfer to DOS</li></ul>		
	<ul> <li>5) 40H: to write to the file This function writes the specified number of bytes from a buffer to a file or device. Registers to be used before calling the function using INT 21H: BX = file handle CX = number of bytes to write DS:DX -&gt; data to write Syntax: mov ah,40h; function 40h - write to file int 21h; transfer to DOS</li></ul>		
	6) 41H: to delete the file This function deletes the specified file Registers to be used before calling the function using INT 21H:		



### WINTER – 2018 EXAMINATION MODEL ANSWER

	MODEL ANS WER	_	
Subject: Adva	nced Microprocessor	Subject Code:	17627
	<ul> <li>ASCIIZ filename DS: DX - zero terminated full <i>Syntax</i>: mov ah, 41h; delete file int 21h; transfet</li> <li><b>7) 56H: to rename the file</b></li> <li>This functions renames the given file with new ES: DI</li> <li>Registers to be used before calling the function DS: DX address of ASCIIZ filename of existing ASCIZ new filename</li> <li><i>Syntax</i>: mov ah, 56h; delete file int 21h; transfet</li> <li><b>8) 43H: Set/Get file attribute</b></li> <li>This function gets or sets the file attributes</li> <li>Registers to be used before calling the function AL = 00H to get attributes 01H to set attributes if AL=01H. Bits can be combined DS: DX = se ASCIIZ pathname</li> <li>Syntax: mov ah, 43h; set/get file attributes int 2</li> <li><b>9) 57H: Set/Get file time &amp; date</b></li> <li>This function gets or sets the file date and time. Registers to be used before calling the function AL = 00h 0r 01H (0 - get 1 - set)</li> <li>BX = file handle</li> <li>DS: DX = segment: offset of ASCIIZ pathname <i>Syntax</i>: mov ah, 57h; set/get file date and time in DOS</li> </ul>	l paths. r to DOS name specified by using INT 21H : g file ES : DI – r to DOS using INT 21H: CX = file attribute gment: offset of 1h; transfer to DO using INT 21H:	es, S
	<ul> <li>INT 26H</li> <li>INT26H Absolute Disk Write</li> <li>On entry: AL Drive number (0=A, 1=B CX Number of sectors to write</li> <li>DX Starting sector number DS:DX Address of sectors to write</li> <li>Returns: AX Error code (if CF is set; set)</li> </ul>	rite ee below)	
	Flags DOS leaves the flags on the This interrupt reads one or more sectors from a d comparable to the service provided by the RO	lisk drive, and is	upt



Subject: Advanced Microprocessor


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

# WINTER – 2018 EXAMINATION MODEL ANSWER

	<ul> <li>13h.</li> <li>INT 25h Absolute Disk Read eads one or more sectors on a specified logical disk.</li> <li>On entry: AL Drive number (0=A, 1=B) CX Number of sectors to read DX Starting sector number DS:DX Buffer to store sector read</li> <li>Returns: AX Error code (if CF is set; see below) Flags DOS leaves the flags on the stack</li> </ul>	
f)	Describe debug register of 80386 microprocessor.	<b>4M</b>
Ans.	Fig shows the sets of debug and test registers: 31	Diagra m for debugr egister 2M Descript
	physical address.) The breakpoint address, which may locate an instruction or data are constantly compared with the address generated by the program. If a match occurs, the 80386 will cause a type 1 interrupt [TRAP] to occur, if directed by debug registers DR6 and DR7. This feature is much expanded version of the basic trapping or tracing allowed with the earlier processors through the type 1 interrupt. The breakpoint addresses are very useful in debugging faulty software. The control bits in DR6 and DR7 are defined as follows: <b>a. BT:</b> If set to 1, the debug interrupt was caused by a task switch.	ion 2M







MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

#### WINTER – 2018 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

		<ol> <li>Branch Prediction Logic:-         <ol> <li>Branch prediction is the technique to predict more likely set of instructions to be executed and pre-fetch to make them available to the pipeline as and when they are referred.</li> <li>The Pentium employs a branch target buffer which is an associative memory used to improve the performance if it takes the branch instruction.</li> <li>Branch instructions occur more frequently that changes the normal sequential control flow of the program execution and may stall the pipeline execution in the Pentium system.</li> <li>If the branching is conditional then the CPU has to wait till the execution stage determines whether the condition is satisfied or not. If condition satisfies then the branching will take place. Pentium designer implemented a branch prediction technique algorithm to speed up of the instruction execution.</li> <li>A 256 entry branch target buffer in the Pentium holds branch target addresses for previously executed branches. The branch target is four ways set associative memory.</li> <li>Whenever a branch is taken, the CPU enters the branch instruction.</li> <li>If there is hit that is there exist such entries, then the CPU use the history to decide whether the branch will be taken or not.</li> <li>If the CPU based on its previous history decides to take the branch, it fetches the instruction from the target address and decodes them.</li> <li>If the prediction is correct, the process continue else the CPU flushes the pipeline and fetches from the correct target address.</li> </ol> </li> </ol>	Relevant explanat ion 2M
2.	a) Ans.	Attempt any two of the following. Draw and explain Internal architecture of 80386 processor. The internal architecture of 80386 can be divided into 3 sections such as 1. Central processing unit (CPU) 2. Memory management unit (MMU) 3. Bus interface unit (BIU) The Central processing unit consists of Execution unit & Instruction	16 8M



#### WINTER – 2018 EXAMINATION MODEL ANSWER

#### Sul


ıbject: Adva	anced Microprocessor	Subject Code:	17627	
ubject: Adva	unit Instruction unit has Instruction pre-fetcher decode unit. The Instruction pre-fetcher fetche bytes ahead of time and stores them into the 16 fetch queue(16 byte code).This speeds up the process. The instruction pre-decode unit has the instruc- decoded instruction queue. The instruction decoder decodes 3 instructions stores them in the 3 decoded instruction queue. Execution unit has ALU and control unit. The control unit stores the control signals in the are generated at the time of decoding .The decount unit decodes the control signals and sends sequentially to the ALU.	and instruction j s the 16 instruction j byte instruction j program execu- ction decoder an ahead of time control ROM, wh	pre- tion pre- tion d 3 and <i>De</i> <i>io</i> nich <i>a</i> cing <i>u</i>	script on of all 3 anits 4M
	ALU (arithmetic and logic unit): ALU performs a logical operations. It has a register file containing general purpose registers, control and flag regist registers, special purpose registers etc. The barret which can shift/rotate 64 bits at a time and multiplication and divide operations within a mice The memory management unit has segmentation The segmentation unit allows the use of two such as segment base address and offset addres physical address. It allows the size of the maximum. It provides the 4 level protection 1 protecting and isolating the system's code and d programs and unauthorized access. This unit com spaces to the linear addresses. The Limit and A the segment limits and attributes at segment le access to the code	ing registers such sters, debug and el shifter is of 64 hence can perfe rosecond. unit and paging u address compone ress to calculate segment upto 4 evel mechanism lata from applica werts logical addi	n as test bits orm mit. ents the GB for tion ress ecks	
	The paging unit converts the linear address addresses. The control and attribute PLA chec page level. Each of the pages maintain the pagin task. The paging unit organizes the physical men pages of 4KB each. This unit works und segmentation unit i.e., each segment is further div virtual memory is also organized in the terms of by the MMU. The BIU has a bus control unit which has a requ	eks the privileges ag information of mory in the term der the control vided into pages.	s at the s of of The nges	



# WINTER – 2018 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor





4. Numeric overflow



#### WINTER – 2018 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor

Subject Code:

<ul> <li>5. Numeric underflow</li> <li>6. Inexact result</li> <li>1. Invalid operation The floating point invalid exception occurs in response to two general types of operations : <ul> <li>Stack overflow or underflow</li> <li>Invalid arithmetic operand.</li> <li>When the SF is set to 1, a stack operation has resulted in stack overflow or underflow. When the flag is cleared to 0, an arithmetic instruction has encountered an invalid operation. The FPU explicitly sets the SF flag when it detects a stack overflow or underflow condition, but it does not explicitly clear the flag when it detects an invalid arithmetic operand condition. As a result the state of the SF flag can be 1 following an invalid arithmetic operation exception, if it was not cleared from the last time a stack overflow or underflow condition occurred. <b>2. Divide by zero:</b> The FPU reports a floating point zero divide exception, whenever an instruction attempts to divide the operand by 0. The fag ZE for this exception is bit 2 of the FPU status word, and the mask bit ZM is bit 2 of the control word. The FDIV, FDIVR, FDIVR, FIDIV, FIDIVR instructions and the other instructions that perform division internally can report the divide by zero exception. <b>3. De-normalized operand</b> The FPU signals the de-normal operand exception under the following conditions:</li></ul></li></ul>	Subject. Muvanecu Microprocessor	
<ol> <li>If an arithmetic instruction attempts to operate on a denormal operand.</li> <li>If an attempt is made to load the denormal single or double real value into an FPU register.</li> <li>The flag DE for this exception is bit 1 of the FPU status word, and the mask bit (DM) is the 1 of the FPU control word.</li> <li><b>4. Numeric overflow</b></li> <li>This exception occurs when the rounded result of an arithmetic instruction exceeds the largest allowable finite value that will fit into</li> </ol>	<ul> <li>6. Inexact result</li> <li><b>1. Invalid operation</b> The floating point invalid exception occurs in response to general types of operations : <ul> <li>Stack overflow or underflow</li> <li>Invalid arithmetic operand.</li> </ul> When the SF is set to 1, a stack operation has resulted in stoverflow or underflow. When the flag is cleared to 0, an arithm instruction has encountered an invalid operation. The FPU explicitly sets the SF flag when it detects a stack overflor or underflow condition, but it does not explicitly clear the flag wit detects an invalid arithmetic operand condition. As a result the state of the SF flag can be 1 following an invarithmetic operation exception, if it was not cleared from the last to a stack overflow or underflow condition occurred. <b>2. Divide by zero:</b> The FPU reports a floating point zero divide exception, wheneve instruction attempts to divide the operand by 0. The flag ZE for this exception is bit 2 of the FPU status word, and mask bit ZM is bit 2 of the control word. The FDIV, FDIVP, FDIVR, FDIVRP, FIDIV, FIDIVR instructiand the other instructions that perform division internally can report the divide by zero exception. <b>3. De-normalized operand</b> The FPU signals the de-normal operand exception under following conditions: <ul> <li>If an arithmetic instruction attempts to operate on a denor operand.</li> <li>If an antempt is made to load the denormal single or double value into an FPU register.</li> <li>The flag DE for this exception is bit 1 of the FPU status word, the mask bit (DM) is the 1 of the FPU control word. </li> </ul></li></ul>	tack etic low hen alid ime r an the ons port the and tetic



Subject	t: Adva	anced Microprocessor Subject Code	e: 1	7627	]
		the real format of the destination operand.			
		<ul> <li>5. Numeric underflow This exception occurs when the rounded result of an arithinstruction is less than the smallest possible normalized, finite that will fit into the real format of the destination operand. </li> <li>6. Inexact result This exception occurs if the result of an operation is not examples and the destination format. </li> </ul>	value		
	c)	Explain any four DOS functions of INT 21 H with su example.	itable	e 8N	1
	Ans.	<ul> <li>INT21:</li> <li>1) 3CH : to create file: Registers to be used before calling function using INT 21H: CX=File Attribute DS: DX - full fill (zero terminated) – an ASCIIZ String file descriptor; a start varies in data segment loaded to DX Syntax: mov ah,3Ch; function create a file int 21h; transfer to DOS</li> <li>2) 3DH: to open file: This function opens the indicated file Re to be used before calling the function using INT 21H: DS: DA ASCIIZ String file descriptor AL=Access Code and sharing are as follows 00H- Open for reading mode 01H- open for variable open the file int 21h; transfer to DOS</li> </ul>	e path ariable 3Ch - gisters X - an modes vriting	An fou DO funct s of 1 21 H eac	ir DS tion NT 2M
		<ul> <li>3) 3EH: to close the file: This function closes the indicate Registers to be used before calling the function using INT 21H = file handle Syntax: mov ah, 3Eh; function 3Eh - close a file 21h; transfer to DOS</li> <li>4) 3FH: to read the file: This function reads up to CX bytes from Indicated file into the specified memory buffer. On successful the AX Register contains the number of bytes actually Registers to be used before calling the function using INT 21H</li> </ul>	: BX le int om the return, read.		



### WINTER – 2018 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor


Subject Code: 1'

	<ul> <li>= file handle CX = number of bytes to read DS:DX -&gt; buffer for data Syntax: mov ah,3Fh; function 3Fh - read the file int 21h; transfer to DOS</li> <li>5) 40H: to write to the file: This function writes the specified number of bytes from a buffer to a file or device. Registers to be used before calling the function using INT 21H: BX = file handle CX = number of bytes to write DS:DX -&gt; data to write Syntax: mov ah,40h; function 40h - write to file int 21h; transfer to DOS</li> <li>6) 41H: to delete the file: This function deletes the specified file Registers to be used before calling the function using INT 21H: ASCIIZ filename DS: DX - zero terminated full paths. Syntax: mov ah, 41h; delete file int 21h; transfer to DOS</li> <li>7) 56H: to rename the file: This functions renames the given file with new name specified by ES: DI Registers to be used before calling the function using INT 21H: DS: DX address of ASCIIZ filename of existing file ES : DI - ASCIZ new filename Syntax: mov ah, 56h; delete file int 21h; transfer to DOS</li> <li>8) 43H: Set/Get file attribute: This function gets or sets the file attributes Registers to be used before calling the function using INT 21H: AL = 00H to get attributes 01H to set attributes CX = file attributes int 21h; transfer to DOS</li> <li>9) 57H: Set/Get file time &amp; date: This function gets or sets the file attributes int 21h; transfer to DOS</li> <li>9) 57H: Set/Get file time &amp; date: This function gets or sets the file attributes int 21h; transfer to DOS</li> <li>9) 57H: Set/Get file time &amp; date: This function gets or sets the file attributes int 21h; transfer to DOS</li> <li>9) 57H: Set/Get file time &amp; date: This function gets or sets the file date and time. Registers to be used before calling the function using INT 21H: AL = 00h or 01H (0 - get 1 - set) BX = file handle DS: DX = segment: offset of ASCIIZ pathname Syntax: mov ah, 57h; set/get file date and time int 21h; transfer to DOS.</li> </ul>	
3.	Attempt any four of the following:	16



# WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor





Sub	ject: Adva	anced Microprocessor	Subject Code:	17627
		<ul> <li>by Intel for use in future microprocessor.</li> <li>3. The upper 224 interrupt types from Type available for you to use hardware or sinterrupts.</li> <li>When the 8086 responds to an interrupt, it autospecified location in the interrupts pointer table address of the interrupt service procedure. In this of the instruction pointer is put as the low word onew value for code segment register is put in as pointer.</li> </ul>	oftware or softw matically goes to le to get the star s table the new va of the pointer and	the ting alue the the
	b) Ans.	<ul> <li>Describe the features of Sun Ultra SPARC. It contains an integer unit, a FPU and a optional of The 64 bits Ultra SPARC architecture has follow 1. It has 14 stages non-stalling pipeline.</li> <li>It has 6 execution units including two for intege point, one for load/store and one for address get 3. It has a large number of buffers but only one load dispatches them one instruction at a time from stream.</li> <li>It contains 32KB L1 instruction cache, 64KB I prefetch cache and 2 KB write cache. It also has cache.</li> <li>Like Pentium MMX it also contains the instruct multimedia. These instructions are helpful for of image processing codes.</li> <li>One of the major limitations of SPARC system compared to most of the modern processors.</li> <li>SPARC stores multi-byte numbers using BIG the MSB will be stored at the lowest memory at the floating point processor separate functional units for performing the floating point instructions can</li> </ul>	ying features: ger, two for floating eneration units. Dad/store unit, it the instruction L1 data cache, 2K as 1MB on chip L ctions to support the implementation in is its low speed Indian format, i.e. address. The FPU has 5 Dating point	Any B four 2 features of Sun ULTRA on SPARC 1M each
	c) Ans.	Draw and explain the format of CR <sub>0</sub> register of CR <sub>0</sub> Register of 80386:	of 80386.	4M



# WINTER – 2018 EXAMINATION MODEL ANSWER

17627 **Subject Code:** Subject: Advanced Microprocessor 16 15 31 Diagram 0 0 0 0 0 0 0 0 0 0 0 0 of  $CR_{\theta}$ register of 80386 2MMSW  $CR_0$  contains system control flags, which control or indicate conditions that apply to the system as a whole, not to an individual task. • **PE** (Protection Enable, bit 0) *Explana* Setting PE causes the processor to begin executing in protected mode. tion 2M This can be cleared by resetting the microprocessor. This can be set only in real mode. • MP (Monitor processor extension/Coprocessor or Math Present, bit 1) If this bit is set to 1, it allows the Wait instruction to generate a processor extension absent exception i.e. exception number 7.In short when this bit is set to 1 it indicates the absence of coprocessor (processor extension) if its not present and permits the emulation of the processor extension by the CPU. • **EM** (Emulate, bit 2) If this bit is set to 1, it allows the generation of exception 7 (processor extension not present ) and will permit the emulation of the processor extension by the CPU.(If this bit is set and the processor extension is absent it will allow the CPU to work as a coprocessor) • **TS** (Task Switched, bit 3) The TS bit of CR0 helps to determine when the context of the coprocessor does not match that of the task being executed by the 80286 CPU. The 80386 sets TS each time it performs a task switch (Whether triggered by software or by hardware interrupt). If, when interpreting one of the ESC instructions, the CPU finds TS already set, it causes exception 7. The WAIT instruction also causes



Г

anced Microprocessor Subject Code: 17	627	
exception 7 if both TS and MP are set. Operating systems can use this exception to switch the context of the coprocessor to correspond to the current task.		
• ET (Extension Type, bit 4) ET indicates the type of coprocessor present in the system (ET=0 -> 80287 or ET=1 ->80387)		
• <b>PG</b> (Paging, bit 31) PG indicates whether the processor uses page tables to translate linear addresses into physical addresses.		
<b>Describe the General purpose register of Pentium processor.</b>	4M	[
<ul> <li>(Note: Diagram is optional)</li> <li>There are three types of registers: general-purpose data registers, segment registers, and status and control registers.</li> <li>The eight 32-bit general-purpose data registers are used to hold operands for logical and arithmetic operations, operands for address calculations and memory pointers. The following shows what they are used for: <ul> <li>EAX-Accumulator for operands and results data.</li> <li>EBX-Pointer to data in the DS segment.</li> <li>ECX-Counter for string and loop operations.</li> <li>EDX-I/O pointer.</li> <li>ESI-Pointer to data in the segment pointed to by the DS register; source pointer for string operations.</li> <li>EDI-Pointer to data (or destination) in the segment pointed to by the ES register; destination pointer for string operations.</li> <li>ESP-Stack pointer (in the SS segment).</li> <li>EBP-Pointer to data on the stack (in the SS segment).</li> </ul> </li> <li>The following figure shows the lower 16 bits of the general-purpose registers can be used with the names AX, BX, CX, DX, BP, SP, SI, and DI (the names for the corresponding 32-bit ones have a prefix "E" for "extended"). Each of the lower two bytes of the EAX, EBX, ECX, and EDX registers can be referenced by the names AH, BH, CH, and DH (high bytes) and AL, BL, CL, and DL (low bytes).</li> </ul>	Purpo regist of Pentit Proce r explan	ose ter um sso nat
	<ul> <li>exception 7 if both TS and MP are set. Operating systems can use this exception to switch the context of the coprocessor to correspond to the current task.</li> <li>ET (Extension Type, bit 4)</li> <li>ET indicates the type of coprocessor present in the system (ET=0 -&gt; 80287 or ET=1 -&gt;80387)</li> <li>PG (Paging, bit 31)</li> <li>PG indicates whether the processor uses page tables to translate linear addresses into physical addresses.</li> <li>Describe the General purpose register of Pentium processor. (<i>Note: Diagram is optional</i>)</li> <li>There are three types of registers: general-purpose data registers, segment registers, and status and control registers.</li> <li>The eight 32-bit general-purpose data registers are used to hold operands for logical and arithmetic operations, operands for address calculations and memory pointers. The following shows what they are used for: <ul> <li>EAX-Accumulator for operands and results data.</li> <li>EBX-Pointer to data in the Segment.</li> <li>ECX-Counter for string and loop operations.</li> <li>EDX-I/O pointer.</li> <li>ESI-Pointer to data in the segment pointed to by the DS register; source pointer for string operations.</li> <li>EDI-Pointer to data of the segment.</li> <li>EDI-Pointer to data of the segment.</li> <li>EDS-rioter to data of the segment pointed to by the DS register; source pointer for string operations.</li> <li>EDI-Pointer to data on the stack (in the SS segment).</li> <li>EBP-Pointer to data on the stack (in the SS segment).</li> <li>EBP-Pointer to data on the stack (in the SS segment).</li> </ul></li></ul>	<ul> <li>exception 7 if both TS and MP are set. Operating systems can use this exception to switch the context of the coprocessor to correspond to the current task.</li> <li>ET (Extension Type, bit 4)</li> <li>ET indicates the type of coprocessor present in the system (ET=0 -&gt; 80287 or ET=1 -&gt; 80387)</li> <li>PG (Paging, bit 31)</li> <li>PG indicates whether the processor uses page tables to translate linear addresses into physical addresses.</li> <li>Describe the General purpose register of Pentium processor. (<i>Note: Diagram is optional</i>)</li> <li>There are three types of registers: general-purpose data registers, segment registers, and status and control registers. The eight 32-bit general-purpose data registers are used to hold operands for logical and arithmetic operations, operands for address calculations and memory pointers. The following shows what they are used for: <ul> <li>EAX-Accumulator for operands and results data.</li> <li>EBX-Pointer to data in the DS segment.</li> <li>ECX-Counter for string and loop operations.</li> <li>EDI-Pointer to data in the segment pointed to by the DS register; source pointer for string operations.</li> <li>EDI-Pointer to data on the stack (in the SS segment).</li> </ul> </li> <li>The following figure shows the lower 16 bits of the general-purpose registers can be used with the names AX, BX, CX, DX, BP, SP, SI, and DI (the names for the corresponding 32-bit ones have a prefix "E" for "extended"). Each of the lower two bytes of the EAX, EBX, ECX, and EDX registers can be referenced by the names AH, BH,</li> </ul>



	171		NSWER			
Subject: Advanced MicroprocessorSubject Code:170			7627			
	General-purpose registers 16-bit 32-bit 31 16 15 8 7 0					
		AH	AL	AX	EAX	
		BH	BL	ВX	EBX	
		СН	CL	СХ	ECX	
		DH	DL	DX	EDX	
		E	3P		ESI	
			si		EDI	
					EBP	
			SP		ESP	
e) Ans.	Explain the hybrid architecture of RISC and CISC processors.Hybrid architecture: State of the art processor technology has changed significantly since RISC chips were first introduced. Because a number of advancements are used by both RISC and CISC processors, the lines between the two architectures have begun to blur. In fact, the two architectures almost seem to have adopted the strategies of the other. Because processor speeds have increased, CISC chips are now able to execute more than one instruction within 				4M Explana tion of hybrid architect ure of RISC and CISC processo rs 4M	



#### WINTER – 2018 EXAMINATION MODEL ANSWER

Subj	Subject: Advanced Microprocessor       Subject Code:       170				
		RISC design as fixed length instructions at features to work. The Hybrid architecture processors are comp develop for CISC predecessors yet they p against processors based on RISC design but continue to consume lot of power and are not embedded applications RISC processors have become more CISC like functions and more instructions than old CISC of application can run much faster this includes m like telecommunications, encoding or decodin and video processing.	patible with softwar erform competitivel CISC –RISC hybrid t used for mobile an e by supporting mor designs. Due to whic ultimedia applicatior	re ly is id re ch is	
4.	a) Ans.	Attempt any two of the following: Describe the loading sequence of MS-DOS neat diagram. When the system is reset or started, the program the address 0FFFF0H. The control is transferre power on self-test (POST). Then the control ROM bootstrap routine, which reads the boo	m execution begins and to system test code is transferred to the	at e, ne	
		sector of the system startup disk into memoraddress and transfers control to it. The disk boot the boot disk contains DOS by checking the f directory for the file IO.SYS and MSDOS.SYS. in the boot disk, the user gets a prompt for chatwo files are found, the disk bootstrap reads the transfers the control to IO.SYS The IO.SYS separate modules. The first is the BIOS, which of resident device drivers for the console, auxiliadevices and some hardware specific initialiamodule consists of system initialization prograther RAM size in the PC. Then it loads the MS its final memory location of the DOS Kerner Kernel initializes its tables and sets up its varioup the various interrupt vectors for the DO	bry at some arbitrar otstrap checks to see first sector of the root of these are not foun anging the disk. If the files into memory and file consists of two contains the linked se ary port, printer, clock ization code. Second am, which determined DOS.SYS program to a program. The DO bus work areas. It se DS interrupts20H-2F.	TyExplanaotExplanation 4Mad<	
		pointing them to appropriate service routine executes the device drivers. Now it returns t initialization program (SYSINIT). The SYSIN service to open the CONFIG.SYS file. It	the control to system IT calls MS-DOS fin	m le	




### WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Adv	anced Microprocessor Subject Code: 17	627
	additional device drivers that the user wants in his system. The required drivers are loaded into the memory, initialized by calls to their INIT modules, and linked into their device driver list. After SYSINIT calls the EXEC function to load the command interpreter (shell). Once the interpreter is loaded, it displays a prompt and waits for the user to enter the command. <b>Diagram Of Loading Of Ms-Dos In Memory:</b> Top of RAM ROM Bootstrap routine : : Transparent part of Command.com Transient program area Resident part of Command.com File Control Block Disk Buffer Cache DOS Kernel BIOS Interrupt Vector Table (00000H – 00400H)	Loading sequenc e of DOS in memory diagram 4M
b) Ans.	What is paging? Explain concept of paging in 80386. ( <i>Note : Any other relevant diagram of paging can be given marks</i> ) Paging is one of the memory management techniques used for virtual memory multitasking operating system. The segmentation scheme may divide the physical memory into a variable size segments but the paging divides the memory into a fixed size pages. The segments are supposed to be the logical segments of the program, but the pages do not have any logical relation with the program. The pages are just fixed size portions of the program module or data.	8M Paging Concept 2M



# WINTER – 2018 EXAMINATION MODEL ANSWER

**Subject: Advanced Microprocessor** 





# WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Advanced Micr	roprocessor	Subject Code:	17627	
task need •Only a fe the execu memory r relinquish •Wheneve may be fe •The prev memory, for other r •Thus pag the physic	ging mechanism provides an effective cal memory for multitasking systems.	time. equired currently fo al memory. Thus the reduced, sks. for execution, they be available in the may be relinquish technique to manag	or ne le ed	
mechaniss into physic The pagir of size 4k segments. The pagir	Unit: The paging unit of 80386 uses a m to convert a linear address provided ical addresses. In unit converts the complete map of a X. The task is further handled in terms in unit handles every task in terms of t age directory, page tables and page its	by segmentation u task into pages, ea of its page, rather t hree components	ich	
to store the detected. The CR3 store the The lower aligned di	<b>Descriptor Base Register:</b> The control is used as page directory physical base physical starting address of the page dir r 12 bit of the CR3 are always zero to rectory. A move operation to CR3 aut e entry caches and a task switch operation	evious page fault w e address register, t irectory. ensure the page siz comatically loads th	vas o e	
entry is of directory. to the cor	rectory: This is at the most 4Kbytes in f 4 bytes, thus a total of 1024 entries a The upper 10 bits of the linear addres responding page directory entry. The p age tables.	re allowed in a s are used as an inc	lex	



Г

<ul> <li>Page Tables: Each page table is of 4Kbytes in size and many contain a maximum of 1024 entries. The page table entries contain the starting address of the page and the statistical information about the page.</li> <li>The upper 20 bit page frame address is combined with the lower 12 bit of the linear address. The address bits A12- A21 are used to select the 1024 page table entries. The page table can be shared between the tasks.</li> <li>C) Draw and explain Architecture of Pentium processor. Architecture of Pentium:</li> <li>Buse the upper 20 bit page frame address bits A12- A21 are used to select the 1024 page table entries. The page table can be shared between the tasks.</li> <li>C) Ans. Architecture of Pentium:</li> </ul>	Subject: Adv	anced Microprocessor Subject Code: 1	7627	
Architec Ture of Pretech Buffers Control Unit Control Unit Control Co	· · · · ·	<ul> <li>contain a maximum of 1024 entries. The page table entries contain the starting address of the page and the statistical information about the page.</li> <li>The upper 20 bit page frame address is combined with the lower 12 bit of the linear address. The address bits A12- A21 are used to select the 1024 page table entries. The page table can be shared between the tasks.</li> <li>Draw and explain Architecture of Pentium processor.</li> </ul>	8M	
Architecture of Pentium is as shown in the above diagram.	Ans.	Just     Just     Address     Address     Address       Control     Unit     Upper     V-pipe     V-pipe       Just     Just     Just     Address     Address       Control     Unit     Upper     V-pipe     V-pipe       Just     Just     Just     Just     Just       Out     Just     Just     Just     Just       Out     Just     Just     Just     Just	ture o Pentiu proces r diagra	of um so



#### WINTER – 2018 EXAMINATION **MODEL ANSWER**

# Subject:

MODELANDWER		
: Advanced Microprocessor	Subject Code: 1	7627
The most important enhancements over the 4 instruction and data caches, the dual integer pipe and the V-pipeline, as Intel calls them), branch branch target buffer (BTB), the pipelined floatin 64-bit external data bus. Even-parity checking is data bus and the internal RAM arrays (caches an functions, there are only a few; nearly all the Pentium are included to improve performance, handful of new instructions. Pentium is the fin micro-processor to include a system managem found on power-miserly processors for notebood based applications; Intel is holding to its promise all new CPUs. The integer data path is in the middle, while the path is on the side opposite the data cache. superscalar designs, such as Super SPARC, Pepath is actually bigger than its FP data path. The extra logic associated with complex instructione about 30% of the transistors were dev with the x86 architecture. Much of this overhe microcode ROM, instruction decode and contro in the two address generators, but there are complex instruction set. For example, the I memory references in x86 programs compared the implementation of the dual-ac. Register set The purpose of the Register is to hold temporary the execution of the program. General-purpose ra are EAX, ECX, EDX, EBX, ESP, EBP, ESI, or E The 32-bit registers are named with prefix E, EA 16 bits 0-15 of these registers can be accessed with X, SI Similarly the lower eight bits (0-7) can b names such as AL & BL. The higher eight bits (6 such as AH & BH. The instruction pointer EAP 1 counter(PC) in 8-bit microprocessor, is a 32-ti 32bit memory addresses, and the lower 16 bits set as 2 and	velines (the U-pipeline in prediction using the ing-point unit, and the is implemented for the ind TLBs). As for new the enhancements in and there are only a irst high performance int model like those obtained the battery- se to include SMM on the floating- point data in contrast to other entium's integer data his is an indication of ruction support. Intel voted to compatibility ead is probably in the of unit, and the adders other effects of the higher frequency of to RISC code led to a results, and control registers in Pentium EDI. AX, etc, and the least with names such as be accessed with 8-15) with names known as program bit register to handle segment IP is used for 2-bit register, however it tasks; these flags are	Explana tion 4M



5.

#### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

#### WINTER – 2018 EXAMINATION **MODEL ANSWER**

# Subj

unit into a physical address.

**Diagram:** 


ojec	t: Adva	anced Microprocessor Subject Code: 17	627		
		The comparison of the available flags in 16-bit and 32-bit microprocessor is may provide some clues related to capabilities of these processors. The 8086 has 9 flags, the 80286 has 11 flags, and the 80286 has 13 flags. All of these flag registers include 6 flags related to data conditions (sign, zero, carry, auxiliary, carry, overflow, and parity) and three flags related to machine operations.(interrupts, Single-step and Strings). The 80286 has two additional: I/O Privilege and Nested Task. The I/O Privilege uses two bits in protected mode to determine which I/O instructions can be used, and the nested task is used to show a link between two tasks.			
		Attempt any four of the following:	16		
	a)	Describe address generation PVAM mode of 80386 with neat	<b>4M</b>		
	Ans.	diagram. Address calculation in protected mode: Address generation in PVAM: In PVAM there are two components. A 16-bit selector which determines the linear base address of a segment and the base address is added to a 32-bit effective address to form a 32 bit linear address. The linear address is used as the 32-bit physical address or if paging is enabled the paging mechanism maps the 32-bit linear address into a 32 physical address. The selector is used to specify an index into an OS defined table that contains the 32-bit base address of given segment. The physical address is formed by adding the base address obtained from the table to the offset. Paging provides additional memory management that operates only in PVAM. It provides a mean of managing large segments of memory. The paging	Explana tion 2M		
		mechanism translates the protected linear address from segmentation			



# WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code:





#### WINTER – 2018 EXAMINATION MODEL ANSWER

		<b>*</b> •		627
Subject: Adva	nced N	licroprocessor	Subject Code:	027
	arithm 4. Sma parts of process 5. Hig RISC j instruct 6. Sho develo process 7. Aj instruct optimi 8. The simple instruct Decod	etic units can also be placed or aller chips allow the semicond on a single silicon wafer, w sor's chip. h level language compilers p processor than CISC, because etions in a RISC computer. orter design cycle : a new R ped and tested more quickly sors. pplication programmers w etions will find it easier to dev zed instruction set. loading and decoding of the in e and fast and it is not neede etion is known in order to st	uctor manufacturer to place more hich can lower the cost of the roduce more efficient codes in a they tend to use the smaller set of ISC processor can be designed, since they are simple than CISC ho use the microprocessor's relop a code with the smaller and instructions in a RISC processor is d to wait until the length of the part decoding the following one, and address fields are located in	Any four advanta ges 1M each
d)	points		d Pentium Processor (any 8 es shall be given marks).	<b>4M</b>
Ans.	Sr.	80386	Pentium Processor	
	No.	00500	i entium i rocessor	
	1	Data Bus is of 32 bits	Data Bus is of 128 bits	Any
	2	Address Bus is 32 bits	Address Bus is 64 bits	eight
	3	Register size is 32 bits	Register size is 32/64 bits	differen ces of
	4	Floating point pipeline is Not available	8 stages floating point pipeline is available	80386
	5	supports instruction pipelining of 16bytes	superscalar with 5 pipeline stages (u and v integer pipeline )	and Pentium Processo r <sup>1/2</sup> M
	6	Worksin1.,Realmode,2.,Protectedmode,Virtual mode	Works in 1., Protected mode,2. Real-Address mode	r <sup></sup> M each
	7	Only integer registers are	Separate floating point	



# WINTER – 2018 EXAMINATION **MODEL ANSWER**

#### Subject: Advanced Microprocessor


	Subject Code: 1	7627
	registers are available.	
logic	Separate branch prediction	
	logic is available	
ache	It supports separate data and	

	8     logic is available       9     No support to cache     It supports separate data a memory       code cache memory.     code cache memory.	nd
e) Ans.	Write difference between real mode and protected mode. (Note: Any other relevant differences shall be given marks).	4M
	1.In real mode the 80386In protected mode to 80386microprocessor works as Fast 8086 processor80386microprocessshows its all the enhance	sor
	2.Data bits only D0-D15 are availableAll the data bits from D D31 are available.3.Address bits A0-A19 are availableAll the address bits A A31 are available	<u>\</u> 0-
	1MB is availableto 4GB is available5.Virtual memory is notVirtual memory available	ble Any <i>four</i> <i>differen</i>
		ces 1M each
a) Ans.	Attempt any two of the following: Draw the format of flag register and explain it in detail. Diagram of format of flag register:	16 8M
	Ans. a)	8       No branch prediction logic       Separate       branch predicti         9       No       support       to       code         9       No       support       to       code       cache         9       No       support       to       code       cache       memory.         10       No       such       feature       is       It has a functional redundan         10       No       such       feature       is       It has a functional redundan         10       No       such       feature       is       It has a functional redundan         10       No       such       feature       is       It has a functional redundan         10       No       such       feature       is       It has a functional redundan         10       No       such       feature       is       It has a functional redundan         10       No       such       reduct       features       is       It has a functional redundan         Ans.       Sr. No.       Real Mode       Protected mode.       No       No       Such       Fast 8086       In protected mode       In reductes       Such       Such       Such       Such       Such



# WINTER – 2018 EXAMINATION **MODEL ANSWER**

**Subject: Advanced Microprocessor** 





#### WINTER – 2018 EXAMINATION **MODEL ANSWER**

#### **Subject: Advanced Microprocessor**

17627 Subject Code: or consulting the I/O Permission Bitmap. It also indicates the maximum CPL value allowing alteration of the IF (INTR Enable Flag) bit when new values are popped into the EFLAG register. **OF** (Overflow Flag, bit 11) OF is set if the operation resulted in a signed overflow. Signed overflow occurs when the operation resulted in carry/borrow into the sign bit (high-order bit) of the result but did not result in a carry/borrow out of the high order bit, or vice-versa. For 8/16/32 bit operations, OF is set according to overflow at bit 7/15/31, respectively. **DF** (Direction Flag, bit 10) DF defines whether ESI and/or EDI registers post decrement or post increment during the string instructions. Post increment occurs if DF is reset. Post decrement occurs if DF is set. IF (INTR Enable Flag, bit 9) The IF flag, when set, allows recognition of external interrupts signaled on the INTR pin. When IF is reset, external interrupts signaled on the INTR are not recognized. IOPL indicates the maximum CPL value allowing alteration of the IF bit when new values are popped into EFLAGS or FLAGS. **TF** (Trap Enable Flag, bit 8) TF controls the generation of exception 1trap when single-stepping through code. When TF is set, the 80386 generates an exception 1 trap after the next instruction is executed. When TF is reset, exception 1 traps occur only as a function of the breakpoint addresses loaded into debug registers DR0±DR3. SF (Sign Flag, bit 7) SF is set if the high-order bit of the result is set, it is reset otherwise. For 8-, 16-, 32-bit operations, SF reflects the state of bit 7, 15, 31 respectively.

> ZF (Zero Flag, bit 6) ZF is set if all bits of the result are 0. Otherwise it is reset.



Т

# MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

#### WINTER – 2018 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

Т

Subject Code: 17627

٦

Т

	<ul> <li>AF (Auxiliary Carry Flag, bit 4)</li> <li>The Auxiliary Flag is used to simplify the addition and subtraction of packed BCD quantities. AF is set if the operation resulted in a carry out of bit 3 (addition) or a borrow into bit 3 (subtraction). Otherwise AF is reset. AF is affected by carry out of, or borrow into bit 3 only, regardless of overall operand length: 8, 16 or 32 bits.</li> <li>PF (Parity Flags, bit 2)</li> </ul>	
	PF is set if the low-order eight bits of the operation contains an even number of ``1's" (even parity). PF is reset if the low-order eight bits have odd parity. PF is a function of only the low-order eight bits, regardless of operand size.	
	<b>CF (Carry Flag, bit 0)</b> CF is set if the operation resulted in a carry out of (addition), or a borrow into (subtraction) the high-order bit. Otherwise CF is reset. For 8-, 16- or 32-bit operations, CF is set according to carry/borrow at bit 7, 15 or 31, respectively.	
b)	What are the design issues of RISC processor.	<b>8M</b>
Ans.	Design issues of RISC processor are as follow:	
	<ol> <li>Register Window</li> <li>Memory speed issue</li> </ol>	
	3. Instruction Latency issue	
	4. Dependencies issues	
	1. Register Window:	
	1. The reduced hardware requirements of RISC processors leave	
	additional space available on the chip for the system designer. RISC	
	CPUs generally use this space to include a large number of registers (> 100 occasionally).	
	2. The CPU can access data in registers more quickly than data in	Explana
	memory so having more registers makes more data available faster.	-
	Having more registers also helps reduce the number of memory references especially when calling and returning from subroutines.	each design
	3. The RISC processor may not be able to access all the registers it	issue
	has at any given time provided that it has many of it.	<i>2M</i>



#### WINTER – 2018 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

Subject Code:

17627

subset of the registers are accessible at any specific time. 5. To understand how register windows work, we consider the windowing scheme used by the Sun SPARC processor. 6. The processor can access any of the 32 different registers at a given time. (The instruction formats for SPARC always use 5 bits to select a source/destination register which can take any 32 different values. 7. Of these 32 registers, 8 are global registers that are always accessible. The remaining 24 registers are contained in the register window. 8. The register window overlap. The overlap consists of 8 registers in SPARC CPU. Notice that the organization of the windows are supposed to be circular and not linear; meaning that the last window overlaps with the first window. 9. Example: the last 8 registers of window 1 are also the first 8 registers of window 2 Similarly; the last 8 registers of window 2 are also the first 8 registers of window 3. The middle 8 registers of window 2 are local; they are not shared with any other window. 2. Memory speed issue: Memory speed issues are commonly solved using caches. A cache is a section of fast memory placed between the processor and slower memory. When the processor wants to read a location in main memory, that location is also copied into the cache. Subsequent references to that location can come from the cache, which will return a result much more quickly than the main memory. Caches present one major problem to system designers and programmers, and that is the problem of coherency. When the processor writes a value to memory, the result goes into the cache instead of going directly to main memory. Therefore, special hardware (usually implemented as part of the processor) needs to write the information out to main memory before something else tries to read that location or before reusing that part of the cache for some different information. **3.** Instruction Latency issue: A poorly designed instruction set can cause a pipelined processor to stall frequently. Some of the more common problem areas are: Highly encoded instructions such as those used on CISC machines that require complex decoders. Those should be avoided. Variable-length instructions which require multiple references to memory to fetch in the entire instruction.



#### WINTER – 2018 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor

Subject Code:

Instructions which access main memory (instead of registers), since main memory can be slow. Complex instructions which require multiple clocks for execution (many floating-point operations, for example.)Instructions which need to read and write the same register. For example "ADD 5 to register 3" had to read register 3, add 5 to that value, then write 5 back to the same register (which may still be "busy" from the earlier read operation, causing the processor to stall until the register becomes available.) Dependence on single-point resources such as a condition code register. If one instruction sets the conditions in the condition code register and the following instruction tries to read those bits, the second instruction may have to stall until the first instruction's write completes.	
<b>4. Dependencies issues</b> : One problem that RISC programmers face is that the processor can be slowed down by a poor choice of instructions. Since each instruction takes some amount of time to store its result, and several instructions are being handled at the same time, later instructions may have to wait for the results of earlier instructions to be stored. However, a simple rearrangement of the instructions in a program (called Instruction Scheduling) can remove these performance limitations from RISC programs.	
<ul> <li>Design issues of RISC processor are:</li> <li>1. Register Window.</li> <li>2. Pipelining in RISC</li> <li>3. Single cycle instruction execution in RISC:</li> <li>4. Dependencies:</li> </ul>	
<b>1. Register Window:</b> The reduced hardware requirements of RISC processors leave additional space available on the chip for the system designer. RISC CPUs generally use this space to include a large number of registers (> 100 occasionally). The CPU can access data in registers more quickly than data in memory so having more registers makes more data available faster. Having more registers also helps reduce the number of memory references especially when calling and returning from subroutines. The RISC processor may not be able to access all the registers it has at any given time provided that it has many of it. Most RISC CPUs have some global registers which are	



#### WINTER – 2018 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor

Subject Code:

r		
	always accessible. The remaining registers are windowed so that only a subset of the registers are accessible at any specific time. To understand how register windows work, we consider the windowing scheme used by the Sun SPARC processor. The processor can access any of the 32 different registers at a given time. (The instruction formats for SPARC always use 5 bits to select a source/destination	
	register which can take any 32 different values. Of these 32 registers, 8 are global registers that are always accessible. The remaining 24	
	registers are contained in the register window. The register window overlap. The overlap consists of 8 registers in SPARC CPU. Notice that the organization of the windows are supposed to be circular and	
	not linear; meaning that the last window overlaps with the first window. Example: the last 8 registers of window 1 are also the first 8	
	registers of window 2. Similarly, the last 8 registers of window 2 are also the first 8 registers of window 3. The middle 8 registers of window 2 are local, they are not shared with any other window.	
	<ul> <li>window 2 are local; they are not shared with any other window.</li> <li>The RISC CPU must keep track of which window is active and which windows contain valid data. A window pointer register</li> </ul>	
	contains the value of the window that is currently active. A window mask register contains 1 bit per window and denotes which windows contains valid data.	
	• Register windows provide their greatest benefit when the CPU calls a subroutine. During the calling process, the register window is moved down 1 window position. In the SPARC CPU, if window 1	
	is active and the CPU calls a subroutine, the processor activates window 2 by updating the window pointer and window mask registers. The CPU can pass parameters to the subroutine via the registers that overlap both windows instead of memory. This saves	
	a lot of time when accessing data. The CPU can use the same registers to return results to the calling routine.	
	Drawbacks of register windowing is that on interactions with the system, the registers need to be flushed to the stack, necessitating the long sequence of writes to memory of data that is often mostly	
	garbage. It opposes the multitasking workloads and by considering compilers with poor optimization.	
	<b>2. Pipelining in RISC:</b> A RISC processor pipeline operates in much the same way, although the stages in the pipeline are different. While	
	different processors have different numbers of steps, they are	



#### WINTER - 2018 EXAMINATION **MODEL ANSWER**

#### **Subject: Advanced Microprocessor**

17627 Subject Code: basically variations of these five, used in the MIPS R3000 processor: 1. Fetch instructions from memory 2. Read registers and decode the instruction 3. Execute the instruction or calculate an address 4. Access an operand in data memory 5. Write the result into a register The length of the pipeline is dependent on the length of the longest step. Because RISC instructions are simpler than those used in pre RISC processors (now called CISC, or Complex Instruction Set Computer), they are more conducive to pipelining. While CISC instructions varied in length, RISC instructions are all the same length and can be fetched in a single operation. Ideally, each of the stages in a RISC processor pipeline should take 1 clock cycle so that the processor finishes an execution of every instruction in same time. Pipeline Problems In practice, however, RISC processors operate at more than one cycle per instruction. The processor might occasionally stall a result of data dependencies and branch instructions. A data dependency occurs when an instruction depends on the results of a previous instruction. A particular instruction might need data in a register which has not yet been stored since that is the job of a preceding instruction which has not yet reached that step in the pipeline. Branch instructions are those that tell the processor to make a decision about what the next instruction to be executed should be based on the results of another instruction. Branch instructions can be troublesome in a pipeline if a branch is conditional on the results of an instruction which has not yet finished its path through the pipeline. 3. Single cycle instruction execution in RISC: RISC designers are concerned primarily with creating the fastest chip possible, and so they use a number of techniques, including pipelining. Pipelining is a design technique where the computer's hardware processes more than one instruction at a time, and doesn't wait for one instruction to complete before starting the next. The four stages in our typical CISC

machine are fetch, decode, execute, and write. These same stages exist in a RISC machine, but the stages are executed in parallel. As soon as one stage completes, it passes on the result to the next stage and then begins working on another instruction. The performance of a pipelined system depends on the time it takes only for any one stage



#### WINTER – 2018 EXAMINATION MODEL ANSWER

### Subject: Advanced Microprocessor

Subject Code:


c) Ans.	<ul> <li>calculating and testing the loop control variable. Compilers also perform function in lining, where a call to a small subroutine is replaced by the code of the subroutine itself. This gets rid of the overhead of a call/return sequence.</li> <li>Describe the eight stage pipelining mechanism in floating point unit of Pentium.</li> <li>Eight stage pipelining mechanism in floating point unit of Pentium:</li> </ul>	8M
	the processor can be slowed down by a poor choice of instructions. Since each instruction takes some amount of time to store its result, and several instructions are being handled at the same time, later instructions may have to wait for the results of earlier instructions to be stored. However, a simple rearrangement of the instructions in a program (called Instruction Scheduling) can remove these performance limitations from RISC programs. One common optimization involves "common sub-expression elimination." A compiler which encounters the commands: $B = 10 * (A / 3)$ ; $C = (A / 3) / 4$ ; might calculate (A/3) first, put that result into a temporary variable, and then use the temporary variable in later calculations. Another optimization involves "loop unrolling." Instead of executing a sequence of instruction inside a loop, the compiler may replicate the instructions multiple times. This eliminates the overhead of	
	<ul> <li>to be completed-not on the total time for all stages as with non-pipelined designs.</li> <li>In an typical pipelined RISC design, each instruction takes 1 clock cycle for each stage, so the processor can accept 1 new instruction per clock. Pipelining doesn't improve the latency of instructions (each instruction still requires the same amount of time to complete), but it does improve the overall throughput. As with CISC computers, the ideal is not always achieved. Sometimes pipelined instructions take more than one clock to complete a stage. When that happens, the processor has to stall and not accept new instructions until the slow instruction has moved on to the next stage. Since the processor is sitting idle when stalled, both the designers and programmers of RISC systems make a conscious effort to avoid stalls. To do this, designers employ several techniques.</li> <li><b>4. Dependencies:</b> One problem that RISC programmers face is that</li> </ul>	



# WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code:





Subject: Adv	anced Microprocessor Subject Cod	le: 17627
	<ul> <li>7. Write FP Result (WF):</li> <li>Floating point results are rounded and the result is written target floating point register.</li> </ul>	to the
	<ul> <li>8. Error Reporting(ER)</li> <li>If an error is detected, an error reporting stage is entered the error is reported and</li> <li>FPU status word is updated.</li> </ul>	where